						R	EVISIO	ONS														
LTR						DE	SCRIP	TION						[DATE ((YR-M	O-DA)		AF	PRO\	/ED	
																			125	281		
																		ģ	÷.	Σ÷,	2	
																		99 10	21	\mathbb{E}_{2}	ն Մ	
																		Ë	18	3	<u>8</u> -	
																		_				
Prepared in ac	corde	ince wi	th AS		Y14 2	4												V	/endoi	r Item	Draw	/ina
Revision Status						-													2.140			9
REV																						
SHEET	23	24	25	26	27	28	29	30	31	32	33	34	35								<u> </u>	
REV							-			10			4.0		4-	10	4-	10	10		<u></u>	
SHEET	1	2	3	4 DED	5	6 D BY	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22
PMIC N/A						ICEF									LANE IBUS							
													tps:/									
Original		of		HEC							TITL									· -		
draw YY-MM						PITH/ D BY							IRCL S, Q									
23-04						ESC		YER					S, Q RTER									
				SIZE		(CAGE	CO	DE			G NO		<u>,</u>								
				А			16	236	;						V62	<u>2/2</u> :	<u>361</u>	1				
				RE	V						PA	GE	1	I OF	- 35							

AMSC N/A DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

1. SCOPE

1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance 14 bit, 500 million samples per second (MSPS), quad analog to digital converter microcircuit, with an operating temperature range of -55°C to +105°C.

1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

V62/23611 Drawing number	- <u>01</u> Device type (See 1.2.1)	X Case outline (See 1.2.2)	E Lead finish (See 1.2.3)	
1.2.1 Device type(s).				
Device type	Generic		Circuit function	
01	AD9694-EP	14 bit, 5	500 MSPS, quad analog to	o digital converter

1.2.2 <u>Case outline(s)</u>. The case outline(s) are as specified herein.

Outline letter	Number of pins	JEDEC PUB 95	Package style
Х	72	See figure 1	Lead frame chip scale package (LFCSP)

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

Finish designator	<u>Material</u>
A B C D E F Z	Hot solder dip Tin-lead plate Gold plate Palladium Gold flash palladium Tin-lead alloy (BGA/CGA) Other

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/23611	
		REV	PAGE 2	

1.3 Absolute maximum ratings. 1/

Supply voltage:	
Analog power supply (0.975 V nominal) (AVDD1) to Analog ground (AGND)	. 1.05 V
Analog power supply for SYSREF± (AVDD1_SR) to AGND	. 1.05 V
Analog power supply (1.8 V nominal) (AVDD2) to AGND	. 2.00 V
Analog power supply (2.5 V nominal) (AVDD3) to AGND	
Digital power supply (0.975 V nominal) (DVDD) to Digital ground (DGND)	. 1.05 V
Digital power supply (1.8 V nominal) (DRVDD1) to Ground refence (DRGND)	
Digital power supply (2.5 V nominal) (DRVDD2) to DRGND	
Digital power supply for SPI (1.8 V nominal) (SPIVDD) to AGND	. 2.00 V
ADC analog input (VIN±x) to AGND	
Clock input (CLK±) to AGND	0.3 V to AVDD3 + 0.3 V
SPI serial clock (SCLK), SPI serial data input/output (SDIO),	
SPI chip select (active low) (CSB) to DGND	
Power down input/Standby (PDWN/STBY) to DGND	
System refence (SYSREF±) to AGND_SR	. 0 V to 2.5 V
SYNC input (SYNCINB±AB/SYNCINB±CD) to DRGND	. 0 V to 2.5 V
Maximum junction temperature (TJ)	. 125°C
Storage temperature range (TSTG) ambient	65°C to +150°C
Operating temperature range (T _A)	55°C to +105°C
Thermal resistance, junction-to-ambient (θJA)	. 20.69°C/W <u>2</u> /
Thermal resistance, junction-to-case (bottom) (θJC_BOT)	. 0.41°C/W
Characterization parameter, junction-to-top (ψ JT)	. 0.07°C/W
Characterization parameter, junction-to-board (ψ JB)	. 6.75°C/W

1.4 Recommended operating conditions. 3/

Supply voltage:

AVDD1	0.975 V
AVDD1_SR	0.975 V
AVDD2	1.8 V
AVDD3	2.5 V
DVDD	0.975 V
DRVDD1	0.975 V
DRVDD2	1.8 V
SPIVDD	1.8 V
Operating temperature range (TA)	-55°C to +105°C

Per JEDEC 51-7, plus JEDEC 51-2 with 2s2p test board.

<u>2/</u> 3/ Use of this product beyond the manufacturers design rules or stated parameters is done at the user's risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.

DLA LAND AND MARITIME	SIZE	CAGE CODE	DWG NO.	
	A	16236	V62/23611	
COLUMBUS, OHIO		REV	PAGE 3	

Stresses beyond those listed under "absolute maximum rating" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under 1/ "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. APPLICABLE DOCUMENTS

JEDEC Solid State Technology Association

EIA/JEDEC 51-2	_	Integrated Circuits Thermal Test Method Environment Conditions – Natural Convection (Still Air).
EIA/JEDEC 51-7	_	High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages.
JEDEC PUB 95	-	Registered and Standard Outlines for Semiconductor Devices.
JESD 204 B	-	Serial Interface for Data Converters (Subclass 1).

(Copies of these documents are available online at https://www.jedec.org.)

3. REQUIREMENTS

3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

- 3.5 Diagrams.
- 3.5.1 <u>Case outline</u>. The case outline shall be as shown in 1.2.2 and figure 1.

3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.

- 3.5.3 <u>Functional block diagram</u>. The functional block diagram shall be as shown in figure 3.
- 3.5.4 Timing waveforms. The timing waveforms shall be as shown in figures 4, 5, and 6.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/23611	
		REV	PAGE 4	

TABLE I. Electrical performance characteristics.	<u>1</u> /
--	------------

Test	Symbol	Conditions 2/	Temperature, TA	Device type	Lim	Unit	
					Min	Max	1
DC specification							
RESOLUTION			-55°C to +105°C	01	14		Bits
ACCURACY						•	-
No missing code			-55°C to +105°C	01	Guarar	nteed	
Offset error			+25°C	01	C) typical	% FSR
Offset matching			+25°C	01	C) typical	% FSR
Gain error			-55°C to +105°C	01	-5.0	+5.0	% FSR
Gain matching			-55°C to +105°C	01		3.7	% FSR
			+25°C		1.0) typical	
Differential nonlinearity	DNL		-55°C to +105°C	01	-0.7	+0.7	LSB
			+25°C		±0.4	typical	
Integral nonlinearity	INL		-55°C to +105°C	01	-5.1	+5.1	LSB
			+25°C		±1.0) typical	-
TEMPERATURE DRIFT				1	1		_
Offset error			+25°C	01	8	3 typical	ppm/°C
Gain error			+25°C	01	214	typical	ppm/°C
INTERNAL VOLTAGE REFERENCE			+25°C	01	0.5	5 typical	V
INPUT REFERRED NOISE			+25°C	01	2.6	typical	LSB RMS
ANALOG INPUTS							
Differential input voltage			+25°C	01	1.80) typical	VP-P
range (programmable)			-55°C to +105°C		1.44	2.16	
Common mode voltage	VCM		+25°C	01	1.34	typical	V
Differential input <u>3</u> / capacitance			+25°C	01	1.75	typical	pF
Differential input resistance			+25°C	01	200	typical	Ω
Analog input full power bandwidth			+25°C	01	1.4	typical	GHz

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/23611
		REV	PAGE 5

Test	Symbol	Conditions <u>2</u> /	Temperature, TA	Device type	Lim	nits	Unit
					Min	Max	
POWER SUPPLY							
Analog power supply	AVDD1		-55°C to +105°C	01	0.95	1.00	V
(0.975 V nominal)			+25°C		0.975	typical	
Analog power supply for	AVDD1_		-55°C to +105°C	01	0.95	1.00	V
SYSREF± (0.975 V nominal)	SR		+25°C		0.975	typical	
Analog power supply	AVDD2		-55°C to +105°C	01	1.71	1.89	V
(1.8 V nominal)			+25°C		1.8	typical	
Analog power supply	AVDD3		-55°C to +105°C	01	2.44	2.56	V
(2.5 V nominal)			+25°C		2.5	typical	
Digital power supply	DVDD		-55°C to +105°C	01	0.95	1.00	V
(0.975 V nominal)			+25°C		0.975	typical	
Digital power supply for SERDOUTABx± /	DRVDD1		-55°C to +105°C	01	0.95	1.00	V
SERDOUTCDx± pins (0.975 V nominal)			+25°C		0.975	typical	
Digital power supply for JESD204B PLL	DRVDD2		-55°C to +105°C	01	1.71	1.89	V
(1.8 V nominal)			+25°C		1.8	typical	
Digital power supply for	SPIVDD		-55°C to +105°C	01	1.71	1.89	V
SPI (1.8 V nominal)			+25°C		1.8	typical	
AVDD1 current	IAVDD1		-55°C to +105°C	01		482	mA
			+25°C		3.19	typical	
AVDD1_SR current	IAVDD1_		-55°C to +105°C	01		53	mA
	SR		+25°C		21	typical	

TABLE I. <u>Electrical performance characteristics</u> – Continued. $\underline{1}$ /

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/23611
		REV	PAGE 6

Test Symbol		Conditions <u>2</u> /	Temperature, TA	Device type	Lim	nits	Unit
					Min	Max	
POWER SUPPLY - conti	inued.	•					
AVDD2 current	IAVDD2		-55°C to +105°C	01		473	mA
			+25°C		438	typical	
AVDD3 current	IAVDD3		-55°C to +105°C	01		103	mA
			+25°C		87	typical	
DVDD current <u>4</u> /	IDVDD		-55°C to +105°C	01		180	mA
			+25°C		121	typical	
DVDD1 current <u>3</u> /	IDVDD1		-55°C to +105°C	01		207	mA
			+25°C		162	typical	
DVDD2 current <u>3</u> /	IDVDD2		-55°C to +105°C	01		29	mA
			+25°C	-	23	typical	
SPIVDD current	ISPIVDD		-55°C to +105°C	01		1.6	mA
			+25°C	-	1	typical	
POWER CONSUMPTIO	N	1					
Total power dissipation		(including output drivers) <u>4</u> /	-55°C to +105°C	01		2.07	W
			+25°C		1.66	typical	
Power down dissipation			+25°C	01	325	typical	mW
Standby <u>5</u> /			+25°C	01	1.20	typical	W
AC SPECIFICATION		500 MSPS <u>6/</u> 7/					
Analog input full scale		AIN full scale = 1.44 Vpp	+25°C	01	1.44	typical	VPP
		AIN full scale = 1.80 Vpp			1.80	typical	
		AIN full scale = 2.16 Vpp			2.16	typical	

TABLE I. Electrical performance characteristics - Continued. 1/

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/23611
		REV	PAGE 7

Test	Symbol	Conditions <u>6</u> /	Temperature, TA	Device type	Lim	iits	Unit
					Min	Max	1
AC SPECIFICATION -	continued.	500 MSPS <u>7/</u>					
Noise density <u>8</u> /		AIN full scale = 1.44 VPP	+25°C	01	-149.7	typical	dBFS /
		AIN full scale = 1.80 VPP			-151.5	typical	Hz
		AIN full scale = 2.16 VPP			-153.0	typical	
Signal to noise ratio	(SNR)	<u>9</u> /					
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	65.4	typical	dBFS
(fin) = 10 MHz		AIN full scale = 1.80 VPP			67.1	typical	
		AIN full scale = 2.16 VPP			68.4	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	65.3	typical	dBFS
(fin) = 155 MHz		AIN full scale = 1.80 Vpp	-55°C to +105°C		64.8		
			+25°C		67.0	typical]
		AIN full scale = 2.16 VPP	+25°C		68.3	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	65.2	typical	dBFS
(fin) = 305 MHz		AIN full scale = 1.80 VPP			66.8	typical	
		AIN full scale = 2.16 VPP			68.0	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	65.0	typical	dBFS
(fin) = 450 MHz		AIN full scale = 1.80 VPP			66.6	typical	
		AIN full scale = 2.16 VPP			67.8	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	64.8	typical	dBFS
(fin) = 765 MHz		AIN full scale = 1.80 VPP			66.5	typical	
		AIN full scale = 2.16 VPP			67.5	typical	1
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	64.5	typical	dBFS
(fin) = 985 MHz		AIN full scale = 1.80 VPP			66.0	typical	
		AIN full scale = 2.16 VPP			66.9	typical	1

TABLE I. Electrical performance characteristics - Continued. 1/

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/23611
		REV	PAGE 8

Test	Symbol	Conditions <u>6</u> /	Temperature, TA	Device type	Lin	nits	Unit
					Min	Max	
AC SPECIFICATION - co	ntinued.	500 MSPS <u>7</u> /					
Signal to noise and distor	tion ratio	(SINAD)					
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	65.3	typical	dBFS
(fin) = 10 MHz		AIN full scale = 1.80 VPP			67.0	typical	
		AIN full scale = 2.16 VPP			68.2	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	65.2	typical	dBFS
(fin) = 155 MHz		AIN full scale = 1.80 VPP	-55°C to +105°C		64.5		
			+25°C		66.8	typical	
		AIN full scale = 2.16 VPP	+25°C		67.9	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	65.1	typical	dBFS
(fin) = 305 MHz		AIN full scale = 1.80 VPP			66.6	typical	
		AIN full scale = 2.16 VPP			67.6	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	65.0	typical	dBFS
(fin) = 450 MHz		AIN full scale = 1.80 VPP			66.4	typical	
		AIN full scale = 2.16 VPP			67.3	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	64.7	typical	dBFS
(fin) = 765 MHz		AIN full scale = 1.80 VPP			66.1	typical	
		AIN full scale = 2.16 VPP			66.9	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	64.2	typical	dBFS
(fin) = 985 MHz		AIN full scale = 1.80 VPP			65.5	typical	
		AIN full scale = 2.16 VPP			66.2	typical	

TABLE I. <u>Electrical performance characteristics</u> – Continued. $\underline{1}$ /

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/23611
		REV	PAGE 9

Test	Symbol	Conditions <u>6</u> /	Temperature, TA	Device type	Lin	nits	Unit
					Min	Max	
AC SPECIFICATION - co	ntinued.	500 MSPS <u>7</u> /					
Effective number of bits	(ENOB)						
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	10.5	typical	Bits
(fin) = 10 MHz		AIN full scale = 1.80 VPP			10.8	typical	
		AIN full scale = 2.16 VPP			11.0	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	10.5	typical	Bits
(fin) = 155 MHz		AIN full scale = 1.80 VPP	-55°C to +105°C		10.4		
			+25°C		10.8	typical	
		AIN full scale = 2.16 VPP	+25°C		10.9	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	10.5	typical	Bits
(fIN) = 305 MHz		AIN full scale = 1.80 VPP			10.7	typical	
		AIN full scale = 2.16 VPP			10.9	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	10.5	typical	Bits
(fIN) = 450 MHz		AIN full scale = 1.80 VPP			10.7	typical	
		AIN full scale = 2.16 VPP			10.8	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	10.4	typical	Bits
(fin) = 765 MHz		AIN full scale = 1.80 VPP			10.6	typical	
		AIN full scale = 2.16 VPP			10.8	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	10.3	typical	Bits
(fin) = 985 MHz		AIN full scale = 1.80 VPP			10.6	typical	
		AIN full scale = 2.16 VPP			10.7	typical	

TABLE I. Electrical performance characteristics - Continued. 1/

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/23611
		REV	PAGE 10

Test	Symbol	Conditions <u>6</u> /	Temperature, TA	Device type	Lin	nits	Unit
					Min	Max	
AC SPECIFICATION - co	ntinued.	500 MSPS <u>7</u> /					
Spurious free dynamic ra	nge	(SFDR)	-				
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	89	typical	dBFS
(fin) = 10 MHz		AIN full scale = 1.80 VPP			90	typical	
		AIN full scale = 2.16 VPP			80	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	89	typical	dBFS
(fin) = 155 MHz		AIN full scale = 1.80 VPP	-55°C to +105°C		75		
			+25°C		85	typical	
		AIN full scale = 2.16 VPP	+25°C		77	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	82	typical	dBFS
(fin) = 305 MHz		AIN full scale = 1.80 VPP			82	typical	
		AIN full scale = 2.16 VPP			78	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	82	typical	dBFS
(fin) = 450 MHz		AIN full scale = 1.80 VPP	_		83	typical	_
		AIN full scale = 2.16 VPP			77	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	77	typical	dBFS
(fin) = 765 MHz		AIN full scale = 1.80 VPP			75	typical	
		AIN full scale = 2.16 VPP			72	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	82	typical	dBFS
(fin) = 985 MHz		AIN full scale = 1.80 VPP			79	typical	
		AIN full scale = 2.16 VPP			76	typical	

TABLE I. Electrical performance characteristics - Continued. 1/

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/23611
		REV	PAGE 11

Test	Symbol	Conditions <u>6</u> /	Temperature, TA	Device type	Lin	nits	Unit
					Min	Max	
AC SPECIFICATION - c	ontinued.	500 MSPS <u>7</u> /					
Spurious free dynamic ra	ange	(SFDR) at-3 dBFS					
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	94	typical	dBFS
(fin) = 10 MHz		AIN full scale = 1.80 VPP			94	typical	
		AIN full scale = 2.16 VPP			86	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	94	typical	dBFS
(fin) = 155 MHz		AIN full scale = 1.80 VPP			90	typical	
		AIN full scale = 2.16 VPP			82	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	89	typical	dBFS
(fin) = 305 MHz		AIN full scale = 1.80 VPP			90	typical	
		AIN full scale = 2.16 VPP			83	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	87	typical	dBFS
(fin) = 450 MHz		AIN full scale = 1.80 VPP			86	typical	
		AIN full scale = 2.16 VPP			84	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	82	typical	dBFS
(fIN) = 765 MHz		AIN full scale = 1.80 VPP			80	typical	
		AIN full scale = 2.16 VPP			77	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	85	typical	dBFS
(fIN) = 985 MHz		AIN full scale = 1.80 VPP			82	typical	
		AIN full scale = 2.16 VPP			79	typical	

TABLE I. Electrical performance characteristics – Continued. $\underline{1}/$

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/23611
		REV	PAGE 12

Test	Symbol	Conditions <u>6</u> /	Temperature, TA	Device type	Lin	nits	Unit
					Min	Max	
AC SPECIFICATION - co	ontinued.	500 MSPS <u>7</u> /					
Worst harmonic, second	or third						
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	-89	typical	dBFS
(fin) = 10 MHz		AIN full scale = 1.80 VPP			-90	typical	
		AIN full scale = 2.16 VPP			-80	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	-89	typical	dBFS
(fIN) = 155 MHz		AIN full scale = 1.80 VPP	-55°C to +105°C			-75	
			+25°C		-85	typical	
		AIN full scale = 2.16 VPP	+25°C		-77	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	- 82	typical	dBFS
(fIN) = 305 MHz		AIN full scale = 1.80 VPP			-82	typical	
		AIN full scale = 2.16 VPP			-78	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	-82	typical	dBFS
(fIN) = 450 MHz		AIN full scale = 1.80 VPP			-83	typical	
		AIN full scale = 2.16 VPP			-77	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	-77	typical	dBFS
(fin) = 765 MHz		AIN full scale = 1.80 VPP			-75	typical	
		AIN full scale = 2.16 VPP			-72	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	-82	typical	dBFS
(fin) = 985 MHz		AIN full scale = 1.80 VPP			-79	typical	
		AIN full scale = 2.16 VPP			-76	typical	

TABLE I. Electrical performance characteristics - Continued. 1/

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/23611
		REV	PAGE 13

Test	Symbol	Conditions <u>6</u> /	Temperature, TA	Device type	Lin	nits	Unit
					Min	Max	
AC SPECIFICATION - c	ontinued.	500 MSPS <u>7</u> /					
Worst harmonic, second	d or third at	-3 dBFS					_
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	-94	typical	dBFS
(fIN) = 10 MHz		AIN full scale = 1.80 VPP			-94	typical	
		AIN full scale = 2.16 VPP			-86	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	-94	typical	dBFS
(fin) = 155 MHz		AIN full scale = 1.80 VPP			-90	typical	
		AIN full scale = 2.16 VPP			-82	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	- 89	typical	dBFS
(fIN) = 305 MHz		AIN full scale = 1.80 VPP			-90	typical	
		AIN full scale = 2.16 VPP			-83	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	-87	typical	dBFS
(fin) = 450 MHz		AIN full scale = 1.80 VPP			-86	typical	
		AIN full scale = 2.16 VPP			-84	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	-82	typical	dBFS
(fIN) = 765 MHz		AIN full scale = 1.80 VPP			-80	typical	
		AIN full scale = 2.16 VPP			-77	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	-85	typical	dBFS
(fin) = 985 MHz		AIN full scale = 1.80 VPP			-82	typical	
		AIN full scale = 2.16 VPP			-79	typical]

TABLE I. Electrical performance characteristics – Continued. $\underline{1}/$

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/23611
		REV	PAGE 14

Test	Symbol	Conditions <u>6</u> /	Temperature, TA	Device type	Lin	nits	Unit
					Min	Max	
AC SPECIFICATION - co	ntinued.	500 MSPS <u>7</u> /					
Worst other, excluding se	econd or th	ird harmonic					
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	-96	typical	dBFS
(fin) = 10 MHz		AIN full scale = 1.80 VPP			-98	typical	
		AIN full scale = 2.16 VPP			-99	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	-97	typical	dBFS
(fIN) = 155 MHz		AIN full scale = 1.80 VPP	-55°C to +105°C			-86	
			+25°C		-97	typical	
		AIN full scale = 2.16 VPP	+25°C		-97	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	- 97	typical	dBFS
(fIN) = 305 MHz		AIN full scale = 1.80 VPP			-98	typical	
		AIN full scale = 2.16 VPP			-97	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	-95	typical	dBFS
(fIN) = 450 MHz		AIN full scale = 1.80 VPP			-96	typical	
		AIN full scale = 2.16 VPP			-96	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	-92	typical	dBFS
(fin) = 765 MHz		AIN full scale = 1.80 VPP			-91	typical	
		AIN full scale = 2.16 VPP			-88	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	-90	typical	dBFS
(fin) = 985 MHz		AIN full scale = 1.80 VPP			-89	typical	
		AIN full scale = 2.16 VPP			-86	typical	

TABLE I. Electrical performance characteristics - Continued. 1/

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/23611
		REV	PAGE 15

Test	Symbol	Conditions <u>6</u> /	Temperature, TA	Device type	Limits		Unit
					Min	Max	
AC SPECIFICATION - co	ntinued.	500 MSPS <u>7</u> /					
Two tone intermodulation	distortion	(IMD) with AIN1 and AIN2 = -7 dBFS					
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	-93	typical	dBFS
(fiN1) = 154 MHz and		AIN full scale = 1.80 VPP			-90	typical	
(fIN2) = 157 MHz		AIN full scale = 2.16 VPP			-84	typical	
Input frequency		AIN full scale = 1.44 VPP	+25°C	01	-90	typical	dBFS
(fiN1) = 302 MHz and		AIN full scale = 1.80 VPP			-90	typical	
(fin2) = 305 MHz		AIN full scale = 2.16 VPP			-84	typical	
Crosstalk <u>10</u> /		AIN full scale = 1.44 VPP	+25°C	01	82	typical	dB
		AIN full scale = 1.80 VPP			82	typical	
		AIN full scale = 2.16 VPP			82	typical	
Full power <u>9</u> /		AIN full scale = 1.44 VPP	+25°C	01	1.4	typical	GHz
bandwidth		AIN full scale = 1.80 VPP			1.4	typical	
		AIN full scale = 2.16 VPP			1.4	typical	

TABLE I. Electrical performance characteristics - Continued. 1/

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/23611
		REV	PAGE 16

Test	Symbol	Conditions <u>6</u> /	Temperature, TA	Device type	Lin	nits	Unit
					Min	Max	
AC SPECIFICATION		600 MSPS <u>7</u> /					
AIN full scale			+25°C	01	1.80	typical	Vpp
Signal to noise ratio	(SNR)		i				•
Input frequency (fIN) = 10 MHz		AIN = 1.80 VPP	+25°C	01	66.6	typical	dBFS
(fin) = 155 MHz					67	typical	
(fin) = 305 MHz					66.8	typical	
(f _{IN}) = 450 MHz					66.4	typical	
(fin) = 765 MHz					66	typical	
(fin) = 985 MHz					65.5	typical	
Signal to noise and disto	or tion ratio	(SINAD)	i				•
Input frequency (fIN) = 10 MHz		AIN = 1.80 VPP	+25°C	01	66.5	typical	dBFS
(fin) = 155 MHz					66.8	typical	
(fin) = 305 MHz					66.5	typical	
(fIN) = 450 MHz	1				66.3	typical	
(fin) = 765 MHz	1				65.4	typical	
(fin) = 985 MHz	1				64.8	typical	1

TABLE I. Electrical performance characteristics - Continued. 1/

DLA LAND AND MARITIME	SIZE	CAGE CODE	DWG NO.
	A	16236	V62/23611
COLUMBUS, OHIO		REV	PAGE 17

Test	Symbol	Conditions <u>6</u> /	Temperature, TA	Device type	Lin	nits	Unit
					Min	Max	
AC SPECIFICATION - co	ntinued.	600 MSPS <u>7</u> /					
Spurious free dynamic ra	nge	(SFDR)					
Input frequency		AIN = 1.80 VPP	+25°C	01	86	typical	dBFS
(fin) = 10 MHz	_						
(fin) = 155 MHz					81	typical	
(fin) = 305 MHz					81	typical	
(f _{IN}) = 450 MHz					84	typical	
(fin) = 765 MHz					76	typical	
(fin) = 985 MHz					75	typical	
Worst harmonic, second	or third						
Input frequency		AIN = 1.80 VPP	+25°C	01	-86	typical	dBFS
(fin) = 10 MHz							
(fin) = 155 MHz					-81	typical	
(fin) = 305 MHz	-				-81	typical	_
(fin) = 450 MHz					-84	typical	
(fin) = 765 MHz					-76	typical	
(fin) = 985 MHz					-75	typical	

TABLE I. Electrical performance characteristics - Continued. 1/

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/23611
		REV	PAGE 18

Test	Symbol	Conditions <u>2</u> /	Temperature, TA	Device type	Lim	iits	Unit
					Min	Max	
POWER CONSUMPTION	1	600 = MSPS					
Analog power supply	AVDD1		-55°C to +105°C	01	0.95	1.00	V
(0.975 V nominal)			+25°C		0.975	typical	-
Analog power supply for	AVDD1_		-55°C to +105°C	01	0.95	1.00	V
SYSREF± (0.975 V nominal)	SR		+25°C		0.975	typical	
Analog power supply	AVDD2		-55°C to +105°C	01	1.71	1.89	V
(1.8 V nominal)			+25°C		1.8	typical	
Analog power supply	AVVD3		-55°C to +105°C	01	2.44	2.56	V
(2.5 V nominal)			+25°C		2.5	typical	
Digital power supply	DVDD		-55°C to +105°C	01	0.95	1.00	V
(0.975 V nominal)			+25°C		0.975	typical	
Digital power supply for SERDOUTABx± /	DRVDD1		-55°C to +105°C	01	0.95	1.00	V
SERDOUTCDx± pins (0.975 V nominal)			+25°C		0.975	typical	
Digital power supply for JESD204B PLL	DRVDD2		-55°C to +105°C	01	1.71	1.89	V
(1.8 V nominal)			+25°C		1.8	typical	
Digital power supply for	SPIVDD		-55°C to +105°C	01	1.71	1.89	V
SPI (1.8 V nominal)			+25°C		1.8	typical	
AVDD1 current	IAVDD1		-55°C to +105°C	01		513	mA
			+25°C		352	typical	-
AVDD1_SR current	IAVDD1_		-55°C to +105°C	01		55	mA
	SR		+25°C		23	typical	1
AVDD2 current	IAVDD2		-55°C to +105°C	01		478	mA
			+25°C		443	typical	1
AVDD3 current	IAVDD3		-55°C to +105°C	01		104	mA
			+25°C		87	typical	1

TABLE I. Electrical performance characteristics - Continued. 1/

DLA LAND AND MARITIME	SIZE	CAGE CODE	DWG NO.
	A	16236	V62/23611
COLUMBUS, OHIO		REV	PAGE 19

Test	Symbol	Conditions <u>2</u> /	Temperature, TA	Device type	Limits		Unit
					Min	Max	
POWER CONSUMPTION	I - continue	d. 600 = MSPS					
DVDD current	IDVDD	Full mode mode	-55°C to +105°C	01		200	mA
			+25°C		146	typical	
DVDD1 current	IDRVDD1	<u>11</u> /	-55°C to +105°C	01		235	mA
			+25°C		183	typical	
DVDD2 current	IDRVDD2		-55°C to +105°C	01		28	mA
			+25°C		23	typical	
SPIVDD current	ISPIVDD		-55°C to +105°C	01		1.6	mA
					1	typical	
Power consumption							
Total power dissipation		Including output drivers	-55°C to +105°C	01		2.16	W
					1.75	typical	

TABLE I. <u>Electrical performance characteristics</u> – Continued. <u>1</u>/

DLA LAND AND MARITIME	SIZE	CAGE CODE	DWG NO.
	A	16236	V62/23611
COLUMBUS, OHIO		REV	PAGE 20

Test	Symbol	Conditions <u>2</u> /	Temperature, TA	Device type	Lim	iits	Unit
					Min	Max	
DIGITAL SPECIFICATIO	N						
Clock inputs (CLK+ and	CLK-)						
Logic compliance <u>12</u> /			+25°C	01	LVDS/ typical	LVPECL	
Differential input voltage			-55°C to +105°C	01	600	1600	mVPP
			+25°C		800	typical	
Input common mode voltage			+25°C	01	0.69	typical	V
Input resistance (differential)			+25°C	01	32	typical	kΩ
Input capacitance			-55°C to +105°C	01		0.9	pF
System reference inputs	(SYSREF	±) <u>13</u> /					
Logic compliance <u>12</u> /			+25°C	01	LVDS/ typical	LVPECL	
Differential input voltage			-55°C to +105°C	01	400	1800	mVPP
			+25°C		800	typical	
Input common mode			-55°C to +105°C	01	0.6	2.2	V
voltage			+25°C		0.69	typical	
Input resistance			-55°C to +105°C	01	18		kΩ
(differential)			+25°C		22	typical	
Input capacitance		Single ended per pin	-55°C to +105°C	01	0.7	typical	pF
Logic inputs (PDWN/STB	Y)						
Logic compliance <u>14</u> /			+25°C	01	CMOS	typical	
Logic 1 voltage			-55°C to +105°C	01	0.65 x SPIVDD		V
Logic 0 voltage			-55°C to +105°C	01	0	0.35 x SPIVDD	V
Input resistance			+25°C	01	10	typical	MΩ

TABLE I. Electrical performance characteristics - Continued. 1/

DLA LAND AND MARITIME	SIZE	CAGE CODE	DWG NO.
	A	16236	V62/23611
COLUMBUS, OHIO		REV	PAGE 21

Test	Symbol	Conditions <u>2</u> /	Temperature, TA	Device type	Lim	its	Unit
					Min	Max	
DIGITAL SPECIFICATIO	N - continu	ed.					
Logic inputs (SDIO, SCL	K, and CS	В					
Logic compliance <u>14</u> /			+25°C	01	CMOS	typical	
Logic 1 voltage			-55°C to +105°C	01	0.65 x SPIVDD		V
Logic 0 voltage			-55°C to +105°C	01	0	0.35 x SPIVDD	V
Input resistance			+25°C	01	56	typical	MΩ
Logic output (SDIO)							
Logic compliance <u>14</u> /			+25°C	01	CMOS	typical	
Logic 1 voltage		IOH = 800 μA	-55°C to +105°C	01	SPIVDD - 0.45		V
Logic 0 voltage		IOL = 50 μA	-55°C to +105°C	01	0	0.45	V
SYNCIN INPUT		(SYNCINB±AB and SYNCINB±CD)					
Logic <u>12/ 14/</u> compliance			+25°C	01	LVDS/ CMOS	LVPECL/ typical	
Differential input voltage			-55°C to +105°C	01	400	1800	mVpp
			+25°C		800	typical	
Input common mode			-55°C to +105°C	01	0.6	2.2	V
voltage			+25°C		0.69	typical	
Input resistance			-55°C to +105°C	01	18		kΩ
(differential)			+25°C		22	typical	
Input capacitance		Single ended per pin	-55°C to +105°C	01	0.7	typical	pF
Logic outputs		(FD_A, FD_B, FD_C, and FD_D)					
Logic compliance <u>14</u> /			+25°C	01	CMOS	typical	
Logic 1 voltage			-55°C to +105°C	01	0.8 x SPIVDD		V
Logic 0 voltage			-55°C to +105°C	01	0	0.5	V
Input resistance			+25°C	01	56	typical	kΩ

TABLE I. Electrical performance characteristics - Continued. 1/

DLA LAND AND MARITIME	SIZE	CAGE CODE	DWG NO.
	A	16236	V62/23611
COLUMBUS, OHIO		REV	PAGE 22

Test	Symbol	Conditions <u>2</u> /	Temperature, TA	Device type	Lim	nits	Unit
					Min	Max	
DIGITAL SPECIFICATIO	N - continu	ed.					
Digital outputs		(SEROUTABx± and SEROUTCDx±,	X = 0 OR1				
Logic compliance <u>15</u> /			+25°C	01	CML	typical	
Differential output voltage			+25°C	01	455.8	typical	mVPP
Short circuit current	ID SHORT		+25°C	01	15	typical	mA
Differential termination impedance			+25°C	01	100	typical	Ω
SWITCHING SPECIFICA	TION	<u>2</u> /					
Clock							
Clock rate at CLK+ and CLK- pins			-55°C to +105°C	01	0.3	2.4	GHz
Maximum sample rate		<u>16</u> /	-55°C to +105°C	01	600		MSPS
Minimum sample rate		<u>17/</u>	-55°C to +105°C	01	240		MSPS
Clock pulse width high			-55°C to +105°C	01	125		ps
Clock pulse width low			-55°C to +105°C	01	125		ps
Output							
Unit interval <u>18</u> /	UI		-55°C to +105°C	01	66.67	593	ps
			+25°C		100	typical	
Rise time	tR	20% to 80% into 100 Ω load	+25°C	01	31.25	typical	ps
Fall time	tF	80% to 20% into 100 Ω load	+25°C	01	31.37	typical	ps
Phase locked loop (PLL) lock time			+25°C	01	5	typical	ms
Data rate per channel		Nonreturn to zero (NRZ) <u>19</u> /	-55°C to +105°C	01	1.6875	15	Gbps
			+25°C		10	typical	

DLA LAND AND MARITIME	SIZE	CAGE CODE	DWG NO.
	A	16236	V62/23611
COLUMBUS, OHIO		REV	PAGE 23

Test	Test Symbol Conditions Temperature, Device TA type			Lim	iits	Unit	
					Min	Max	
SWITCHING SPECIFICA	TION cont	inued. <u>2</u> /					
Latency <u>20</u> /							
Pipeline latency			+25°C	01	54	typical	Sample clock cycles
Fast detect latency			-55°C to +105°C	01		30	Sample clock cycles
Wake up time							
From standby			+25°C	01	3	typical	ms
From power down			+25°C	01	10	typical	ms
Aperture		See figure 4					•
Aperture delay	tA		+25°C	01	160	typical	ps
Aperture uncertainty	Jitter, tj		+25°C	01	44	typical	fs rms
Out of range recover time			+25°C	01	1	typical	Sample clock cycles
TIMING SPECIFICATION	S						
CLK+ to SYSREF+ timing	requireme	nts. See figure 5.					
Device clock to SYSREF+ setup time	tsu_sr		+25°C	01	-44.8	typical	ps
Device clock to SYSREF+ hold time	tH_SR		+25°C	01	64.4	typical	ps
SPI timing requirements		See figure 6.					
Setup time between the data and the rising edge of SCLK	tDS		+25°C	01	4		ns
Hold time between the data and the rising edge of SCLK	tdн		+25°C	01	2		ns
Period of the SCLK	tCLK		+25°C	01	40		ns

TABLE I. <u>Electrical performance characteristics</u> – Continued. <u>1</u>/

DLA LAND AND MARITIME	SIZE	CAGE CODE	DWG NO.
	A	16236	V62/23611
COLUMBUS, OHIO		REV	PAGE 24

Test	Symbol	Conditions	Temperature, TA	Device type	Lim	its	Unit
					Min	Max	
SPI timing requirements	- continued.	See figure 6.					
Setup time between CSB and SCLK	ts		+25°C	01	2		ns
Hold time between CSB and SCLK	tн		+25°C	01	2		ns
Minimum period that SCLK must be in a logic high state	thigh		+25°C	01	10		ns
Minimum period that SCLK must be in a logic low state	tlow		+25°C	01	10		ns
Maximum time delay between falling edge of	tACCESS		-55°C to +105°C	01		10	ns
SCLK and output data valid for a read operation			+25°C		6	typical	
Time required for the SDIO pin to switch from an output to an input relative to the CSB rising edge	tdis_sdio	This test is guaranteed by design and not tested and therefore not specified in figure 6.	-55°C to +105°C	01	10		ns

TABLE I. Electrical performance characteristics - Continued. 1/

- <u>1</u>/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
- Unless otherwise specified, AVDD1 = 0.975 V, AVDD1_SR = 0.975 V, AVDD2 = 1.8 V, AVDD3 = 2.5 V, DVDD = 0.975 V, DRVDD1 = 0.975 V, DRVDD2 = 1.8 V, SPIVDD = 1.8 V, 500 MSPS, clock divider = 4, 1.80 Vpp full-scale differential input, 0.5 V internal reference, and analog input (AIN) = -1.0 dBFS.
- 3/ All lanes running. Power dissipation on DRVDD1 changes with lane rate and number of lanes used.
- 4/ Full bandwidth mode
- 5/ Standby mode is controlled by the SPI.
- <u>6</u>/ Unless otherwise specified, AVDD1 = 0.975 V, AVDD1_SR = 0.975 V, AVDD2 = 1.8 V, AVDD3 = 2.5 V, DVDD = 0.975 V, DRVDD1 = 0.975 V, DRVDD2 = 1.8 V, SPIVDD = 1.8 V, specified maximum sampling rate, clock divider = 4, 1.80 V p-p full-scale differential input, 0.5 V internal reference, and AIN = -1.0 dBFS, default SPI settings.
- <u>7/</u> See the manufacturer's datasheet for definitions and for details on how these tests were completed.

DLA LAND AND MARITIME	SIZE	CAGE CODE	DWG NO.
	A	16236	V62/23611
COLUMBUS, OHIO		REV	PAGE 25

- 8/ Noise density is measured at a low AIN frequency (30 MHz).
- 9/ See the manufacturer's data sheet for more details.
- 10/ Crosstalk is measured at 155 MHz with a -1.0 dBFS AIN on one channel and no input on the adjacent channel.
- 11/ All lanes running. Power dissipation on DRVDD1 changes with lane rate and number of lanes used.
- 12/ LVDS is low voltage differential signaling, and LVPECL is low voltage positive emitter-coupled logic.
- 13/ DC-coupled input only.
- 14/ CMOS is a complementary metal-oxide semiconductor.
- 15/ CML is current mode logic.
- 16/ The maximum sample rate is the clock rate after the divider.
- <u>17</u>/ The minimum sample rate operates at 240 MSPS with number of lanes (L) = 2 or L = 1.
 See SPI Register 0x011A in the manufacturer's data sheet to reduce the threshold of the clock detection circuit.
- 18/ Baud rate = 1/UI. A subset of this range can be supported.
- 19/ Default L = 2 for each link. This number can be changed based on the sample rate and decimation ratio.
- 20/ No digital down converters (DDCs) used. L = 2, number of converters (M) = 2, and number of octets/frames (F) = 2 for each link.

DLA LAND AND MARITIME	SIZE	CAGE CODE	DWG NO.
	A	16236	V62/23611
COLUMBUS, OHIO		REV	PAGE 26




FIGURE 1. Case outline.

DLA LAND AND MARITIME	SIZE	CAGE CODE	DWG NO.
	A	16236	V62/23611
COLUMBUS, OHIO		REV	PAGE 27

Symbol	Dimensions					
		Inches		Millimeters		
	Minimum	Nominal	Maximum	Minimum	Nominal	Maximum
А	.027	.029	.031	0.70	0.75	0.80
A1	.008 REF				0.20 REF	
A2		.001	.002		0.02	0.05
b	.007	.009	.011	0.18	0.23	0.28
D/E	.390	.394	.398	9.90	10.00	10.10
D1/E1	.232	.236	.240	5.90	6.00	6.10
е	.020 BSC				0.50 BSC	
S	.016	.020 .024 0.40 0.50		0.60		
S1	.059 REF				1.50 REF	

NOTES:

Controlling dimensions are millimeter, inch dimensions are given for reference only.
 For proper connection of the exposed pad, refer to the pin configuration and function description section of the manufacturer's datasheet.

FIGURE 1. Case outline - Continued.

DLA LAND AND MARITIME	SIZE	CAGE CODE	DWG NO.
	A	16236	V62/23611
COLUMBUS, OHIO		REV	PAGE 28

Device type		01				
Case outline		X				
Terminal number	Terminal symbol	Terminal number	Terminal symbol			
1	AVDD3	19	SYNCINB-AB			
2	VIN-A	20	SYNCINB+AB			
3	VIN+A	21	DRGND			
4	AVDD2	22	DRVDD1			
5	AVDD2	23	SERDOUTAB0-			
6	AVDD3	24	SERDOUTAB0+			
7	VIN+B	25	SERDOUTAB1-			
8	VIN-B	26	SERDOUTAB1+			
9	AVDD2	27	SERDOUTCD1+			
10	AVDD1	28	SERDOUTCD1-			
11	AVDD1	29	SERDOUTCD0+			
12	VCM_AB	30	SERDOUTCD0-			
13	DVDD	31	DRVDD1			
14	DGND	32	DRGND			
15	DRVDD2	33	SYNCINB+CD			
16	PDWN/STBY	34	SYNCINB-CD			
17	FD_A	35	FD_D			
18	FD_B	36	FD_C			

FIGURE 2. Terminal connections.

DLA LAND AND MARITIME	SIZE	CAGE CODE	DWG NO.
	A	16236	V62/23611
COLUMBUS, OHIO		REV	PAGE 29

Device type		01				
Case outline		Х				
Terminal number	Terminal symbol	Terminal number	Terminal symbol			
37	SDIO	55	AVDD2			
38	SCLK	56	AVDD1			
39	CSB	57	AVDD1			
40	SPIVDD	58	AVDD1			
41	DGND	59	AVDD1			
42	DVDD	60	CLK+			
43	VCM_CD/VREF	61	CLK-			
44	AVDD1	62	AVDD1			
45	AVDD1	63	AGND_SR			
46	AVDD2	64	AVDD1_SR			
47	VIN-D	65	SYSREF+			
48	VIN+D	66	SYSREF-			
49	AVDD3	67	AGND_SR			
50	AVDD2	68	AVDD1			
51	AVDD2	69	AVDD1			
52	VIN+C	70	AVDD1			
53	VIN-C	71	AVDD1			
54	AVDD3	72	AVDD2			

FIGURE 2. <u>Terminal connections</u> - continued.

DLA LAND AND MARITIME	SIZE	CAGE CODE	DWG NO.
	A	16236	V62/23611
COLUMBUS, OHIO		REV	PAGE 30

Device type	01			
Case outline		X		
Terminal symbol	Туре	Description		
AGND/EPAD	Ground	Exposed Pad. Analog Ground. The exposed thermal pad on the bottom of the package provides the ground reference for AVDDx, SPIVDD, DVDD, DRVDD1 and DRVDD2. This exposed pad must be connected to ground for proper operation.		
AVDD3	Supply	Analog Power Supply (2.5 V nominal).		
VIN-A, VIN+A	Input	ADC A Analog Input Complement/True.		
AVDD2	Supply	Analog Power Supply (1.8 V nominal).		
VIN+B, VIN-B	Input	ADC B Analog Input True/Complement.		
AVDD1	Supply	Analog Power Supply (0.975 V nominal).		
VCM_AB	Output	Common-Mode Level Bias Output for Analog Input Channel A and Channel B.		
DVDD	Supply	Digital Power Supply (0.975 V nominal).		
DGND	Ground	Ground Reference for DVDD and SPIVDD.		
DRVDD2	Supply	Digital Power Supply for JESD204B PLL (1.8 V nominal).		
PDWN/STBY	Input	Power-Down Input/Standby (Active High). The operation of this pin depends on the SPI mode and can be configured as power-down or standby. This pin requires an external 10 k Ω pull-down resistor.		
FD_A, FD_B, FD_C, FD_D	Output	Fast Detect Outputs for Channel A, Channel B, Channel C, and Channel D.		
SYNCINB-AB	Input	Active Low JESD204B LVDS Sync Input Complement for Channel A and Channel B.		
SYNCINB+AB	Input	Active Low JESD204B LVDS/CMOS Sync Input True for Channel A and Channel B.		
DRGND	Ground	Ground Reference for DRVDD1 and DRVDD2.		
DRVDD1	Supply	Digital Power Supply for SERDOUTABx±/SERDOUTCDx± pins (0.975 V nominal).		
SERDOUTAB0-, SERDOUTAB0+	Output	Lane 0 Output Data Complement/True for Channel A and Channel B.		
SERDOUTAB1-, SERDOUTAB1+	Output	Lane 1 Output Data Complement/True for Channel A and Channel B.		
SERDOUTCD1+, SERDOUTCD1-	Output	Lane 1 Output Data True/Complement for Channel C and Channel D.		

FIGURE 2. <u>Terminal connections</u> - continued.

DLA LAND AND MARITIME	SIZE	CAGE CODE	DWG NO.
	A	16236	V62/23611
COLUMBUS, OHIO		REV	PAGE 31

Device type	01		
Case outline	Х		
Terminal symbol	Туре	Description	
SERDOUTCD0+, SERDOUTCD0-	Output	Lane 0 Output Data True/Complement for Channel C and Channel D.	
SYNCINB+CD	Input	Active Low JESD204B LVDS/CMOS/LVPECL Sync Input True for Channel C and Channel D.	
SYNCINB-CD	Input	Active Low JESD204B LVDS/CMOS/LVPECL Sync Input Complement for Channel C and Channel D.	
SDIO	Input/output	SPI Serial Data Input/Output.	
SCLK	Input	SPI Serial Clock.	
CSB	Input	SPI Chip Select (Active Low).	
SPIVDD	Supply	Digital Power Supply for SPI (1.8 V nominal).	
VCM_CD/VREF	Output/input	Common-Mode Level Bias Output for Analog Input Channel C and Channel D / 0.5 V Reference Voltage Input. This pin is configurable through the SPI as an output or an input. Use this pin as the common- mode level bias output if using the internal reference. This pin requires a 0.5 V reference voltage input if using an external voltage reference source.	
VIN-D, VIN+D	Input	ADC D Analog Input Complement/True.	
VIN+C, VIN-C	Input	ADC C Analog Input True/Complement.	
CLK+, CLK-	Input	Clock Input True/Complement.	
AGND_SR	Ground	Ground Reference for SYSREF±.	
AVDD1_SR	Supply	Analog Power Supply for SYSREF± (0.975 V nominal).	
SYSREF+, SYSREF-	Input	Active Low JESD204B LVDS System Reference Input True/Complement. DC- coupled input only.	

FIGURE 2. <u>Terminal connections</u> - continued.

DLA LAND AND MARITIME	SIZE	CAGE CODE	DWG NO.
	A	16236	V62/23611
COLUMBUS, OHIO		REV	PAGE 32




FIGURE 3. Functional block diagram.

DLA LAND AND MARITIME	SIZE	CAGE CODE	DWG NO.
	A	16236	V62/23611
COLUMBUS, OHIO		REV	PAGE 33




FIGURE 4. Data output timing. (Full bandwidth mode, L = 4, M = 2, F = 1.)




FIGURE 5. SYSREF± setup and hold timing.




FIGURE 6. Serial port interface timing diagram.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/23611
		REV	PAGE 34

4. VERIFICATION

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 <u>ESDS</u>. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <u>https://landandmaritimeapps.dla.mil/programs/smcr/</u>.

Vendor item drawing administrative control number <u>1</u> /	Device manufacturer CAGE code	Top side marking	Vendor part number
V62/23611-01XE	24355	TCPZ-500-EP	AD9694TCPZ-500-EP

<u>1</u>/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

24355

Source of supply

Analog Devices Route 1 Industrial Park P.O. Box 9106 Norwood, MA 02062 Point of contact: 20 Alpha Road Chelmsford, MA 01824-4123

DLA LAND AND MARITIME	SIZE	CAGE CODE	DWG NO.
	A	16236	V62/23611
COLUMBUS, OHIO		REV	PAGE 35