


1. SCOPE

1.1 Scope. This drawing documents the general requirements of a high performance 4-Channel, Low Noise, Low Power, 24-Bit, Sigma-Delta ADC with PGA and Reference microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 Vendor Item Drawing Administrative Control Number. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:



1.2.1 Device type(s).

| <u>Device type</u> | <u>Generic</u> | <u>Circuit function</u> |
|--------------------|----------------|---|
| 01 | AD7124-4-EP | 4-Channel, Low Noise, Low Power, 24-Bit, Sigma-Delta ADC with PGA and Reference |

1.2.2 Case outline(s). The case outlines are as specified herein.

| <u>Outline letter</u> | <u>Number of pins</u> | <u>JEDEC PUB 95</u> | <u>Package style</u> |
|-----------------------|-----------------------|---------------------|---|
| X | 24 | JEDEC MO-153-AD | Thin Shrink Small Outline Package (TSSOP) |

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

| <u>Finish designator</u> | <u>Material</u> |
|--------------------------|--------------------------|
| A | Hot solder dip |
| B | Tin-lead plate |
| C | Gold plate |
| D | Palladium |
| E | Gold flash palladium |
| F | Tin-lead alloy (BGA/CGA) |
| Z | Other |

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DLA LAND AND MARITIME COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/19614 |
| | | REV | PAGE 2 |

1.3 Absolute maximum ratings. 1/

| | |
|---|-------------------------------------|
| AV _{DD} to AV _{SS} | -0.3 V to +3.96 V |
| IOV _{DD} to DGND | -0.3 V to +3.96 V |
| IOV _{DD} to AV _{SS} | -0.3 V to +5.94 V |
| AVV _{SS} to DGND | -1.98 V to +0.3 V |
| Analog Input Voltage to AV _{SS} | -0.3 V to AV _{DD} + 0.3 V |
| Reference Input Voltage to AV _{SS} | -0.3 V to AV _{DD} + 0.3 V |
| Digital Input Voltage to DGND..... | -0.3 V to IOV _{DD} + 0.3 V |
| Digital Output Voltage to DGND | -0.3 V to IOV _{DD} + 0.3 V |
| AINx/Digital Input Current | 10 mA |
| Operating temperature range: | -55°C to +125°C |
| Storage temperature range | -65°C to 150°C |
| Maximum Junction temperature | 150°C |
| Lead temperature, Soldering Reflow | 260°C |
| ESD Ratings: | |
| Human Body Model (HBM) | 4 kV |
| Field-Induced Charged Device Model (FICDM) | 1250 V |
| Machine Model | 400 V |

1.4 Thermal characteristics.

Thermal resistance

| Case outline 2/ | θ_{JA} | θ_{JC} | Unit |
|-----------------|---------------|---------------|------|
| Case X | 128 | 42 | °C/W |

2. APPLICABLE DOCUMENTS

JEDEC – SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

- JEP95 – Registered and Standard Outlines for Semiconductor Devices
- JESD51 – Methodology for the Thermal Measurement of Component Packages (Single Semiconductor Device).

(Applications for copies should be addressed to the Electronic Industries Alliance, 3103 North 10th Street, Suite 240–S, Arlington, VA 22201-2107 or online at <https://www.jedec.org>)

1/ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

2/ Thermal impedance simulated values are based on a JEDEC 2S2P thermal test board. See JEDEC JESD51.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DLA LAND AND MARITIME COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/19614 |
| | | REV | PAGE 3 |

3. REQUIREMENTS

3.1 Marking. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 Unit container. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

3.5 Diagrams.

- 3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1.
- 3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.
- 3.5.3 Terminal function. The terminal function shall be as shown in figure 3.
- 3.5.4 Functional block diagram. The functional block diagram shall be as shown in figure 4.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DLA LAND AND MARITIME COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/19614 |
| | | REV | PAGE 4 |

TABLE I. Electrical performance characteristics. 1/

| Test | Symbol | Test conditions <u>2/ 3/</u> | Limits | | | Unit |
|---|--------|--|-----------|-------------------|-----------|--------------------------|
| | | | Min | Typ | Max | |
| ADC | | | | | | |
| Output Data Rate, Low Power Mode | fADC | | 1.17 | | 2400 | SPS |
| Mid Power Mode | | | 2.34 | | 4800 | SPS |
| Full Power Mode | | | | 9.38 | | 19200 |
| No Missing Codes <u>4/</u> | | FS <u>5/</u> > 2, sinc <u>6/</u> 4 filter | 24 | | | Bits |
| | | FS <u>5/</u> > 8, sinc <u>5/</u> filter | 24 | | | |
| Resolution RMS Noise and Update Rates Integral Nonlinearity (INL) | | Gain = 1 <u>4/</u> Gain > 1 <u>6/</u> | -4 -15 | ±1 ±2 | +4 +15 | ppm of FSR ppm of FSR |
| Offset Error <u>7/</u> Before Calibration | | Gain = 1 to 8 Gain = 16 to 128 | | ±15 200/gain | | µV µV |
| After Internal Calibration/System Calibration | | | | In order of noise | | |
| Offset Error Drift vs. Temperature <u>8/</u> Low Power Mode | | Gain = 1 or gain > 16 Gain = 2 to 8 Gain = 16 | | 10 80 40 | | nV/°C nV/°C nV/°C |
| Mid Power Mode | | Gain = 1 or gain > 16 Gain = 2 to 8 Gain = 16 | | 10 40 20 | | nV/°C nV/°C nV/°C |
| Full Power Mode | | | | 10 | | nV/°C |
| Gain Error <u>7/ 9/</u> Before Internal Calibration | | Gain = 1, TA = 25°C Gain > 1 | -0.0025 | -0.3 | +0.0025 | % % |
| After Internal Calibration | | Gain = 2 to 8, TA = 25°C Gain = 16 to 128 | -0.016 | +0.004 ±0.025 | +0.016 | % % |
| After System Calibration | | | | In order of noise | | |
| Gain Error Drift vs. Temperature | | | | 1 | 2 | ppm/°C |
| Power Supply Rejection Low Power Mode | | AIN = 1 V/gain, external reference Gain = 2 to 16 | 87 96 | | | dB dB |
| ... Mid Power Mode <u>4/</u> | | Gain = 1 or gain > 16 Gain = 2 to 16 | 92 100 | | | dB dB |
| Full Power Mode | | Gain = 1 or gain > 16 | 99 | | | dB |

See footnote at end of table.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DLA LAND AND MARITIME COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/19614 |
| | | REV | PAGE 5 |

TABLE I. Electrical performance characteristics - Continued. 1/

| Test | Test conditions | Limits | | | Unit | |
|--|---|---|-----|-----|------|----|
| | | Min | Typ | Max | | |
| ADC – Continued. | | | | | | |
| Common-Mode Rejection <u>10/</u> At DC <u>4/</u> Sinc <u>5/</u> , Sinc <u>6/</u> Filter <u>4/</u> At 50 Hz, 60 Hz At 50 Hz At 60 Hz Fast Settling Filters <u>4/</u> At 50 Hz At 60 Hz Post Filters <u>4/</u> At 50 Hz, 60 Hz | AIN = 1 V, gain = 1 | 85 | 90 | | dB | |
| | AIN = 1 V/gain, gain 2 or 4 | 105 | 115 | | dB | |
| | AIN = 1 V/gain, gain 2 or 4 | 102 <u>11/</u> <u>4/</u> | | | dB | |
| | AIN = 1 V/gain, gain ≥ 8 | 115 | 120 | | dB | |
| | AIN = 1 V/gain, gain ≥ 8 | 105 <u>11/</u> <u>4/</u> | | | dB | |
| | 10 SPS, 50 Hz ± 1 Hz, 60 Hz ± 1 Hz | 120 | | | dB | |
| | 50 SPS, 50 Hz ± 1 Hz | 120 | | | dB | |
| | 60 SPS, 60 Hz ± 1 Hz | 120 | | | dB | |
| | First notch at 50 Hz, 50 Hz ± 1 Hz | 115 | | | dB | |
| | First notch at 60 Hz, 60 Hz ± 1 Hz | 115 | | | dB | |
| | 20 SPS, 50 Hz ± 1 Hz, 60 Hz ± 1 Hz | 130 | | | dB | |
| | 25 SPS, 50 Hz ± 1 Hz, 60 Hz ± 1 Hz | 130 | | | dB | |
| | Normal Mode Rejection <u>4/</u> Sinc <u>6/</u> Filter External Clock At 50 Hz, 60 Hz At 50 Hz At 60 Hz Internal Clock At 50 Hz, 60 Hz At 50 Hz At 60 Hz Sinc <u>5/</u> Filter External Clock At 50 Hz, 60 Hz At 50 Hz At 60 Hz Internal Clock At 50 Hz, 60 Hz At 50 Hz At 60 Hz | 10 SPS, 50 Hz ± 1 Hz, 60 Hz ± 1 Hz | 120 | | | dB |
| | | 50 SPS, REJ60 = 1 <u>12/</u> , 50 Hz ± 1 Hz, 60 Hz ± 1 Hz | 80 | | | dB |
| 50 SPS, 50 Hz ± 1 Hz | | 120 | | | dB | |
| 60 SPS, 60 Hz ± 1 Hz | | 120 | | | dB | |
| 10 SPS, 50 Hz ± 1 Hz, 60 Hz ± 1 Hz | | 98 | | | dB | |
| 50 SPS, REJ6010 = 1, 50 Hz ± 1 Hz, 60 Hz ± 1 Hz | | 66 | | | dB | |
| 50 SPS, 50 Hz ± 1 Hz | | 92 | | | dB | |
| 60 SPS, 60 Hz ± 1 Hz | | 92 | | | dB | |
| 10 SPS, 50 Hz ± 1 Hz, 60 Hz ± 1 Hz | | 100 | | | dB | |
| 50 SPS, REJ60 = 1 <u>12/</u> , 50 Hz ± 1 Hz, 60 Hz ± 1 Hz | | 65 | | | dB | |
| 50 SPS, 50 Hz ± 1 Hz | | 100 | | | dB | |
| 60 SPS, 60 Hz ± 1 Hz | | 100 | | | dB | |
| 10 SPS, 50 Hz ± 1 Hz, 60 Hz ± 1 Hz | | 73 | | | dB | |
| 50 SPS, REJ6010 = 1, 50 Hz ± 1 Hz, 60 Hz ± 1 Hz | | 52 | | | dB | |
| 50 SPS, 50 Hz ± 1 Hz | | 68 | | | dB | |
| 60 SPS, 60 Hz ± 1 Hz | | 68 | | | dB | |

See footnote at end of table.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DLA LAND AND MARITIME COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/19614 |
| | | REV | PAGE 6 |

TABLE I. Electrical performance characteristics - Continued. 1/

| Test | Test conditions | Limits | | | Unit |
|--|---|------------------|---------------------------|------------------|---------|
| | | Min | Typ | Max | |
| ADC – Continued. | | | | | |
| Normal Mode Rejection - Continued <u>4/</u> | | | | | |
| Fast Settling Filters | | | | | |
| External Clock | | | | | |
| At 50 Hz | First notch at 50 Hz, 50 Hz ± 0.5 Hz | 40 | | | dB |
| At 60 Hz | First notch at 60 Hz, 60 Hz ± 0.5 Hz | 40 | | | dB |
| Internal Clock | | | | | |
| At 50 Hz | First notch at 50 Hz, 50 Hz ± 0.5 Hz | 24.5 | | | dB |
| At 60 Hz | First notch at 60 Hz, 60 Hz ± 0.5 Hz | 24.5 | | | dB |
| Post Filters | | | | | |
| External Clock | | | | | |
| At 50 Hz, 60 Hz | 20 SPS, 50 Hz ± 1 Hz, 60 Hz ± 1 Hz | 86 | | | dB |
| | 25 SPS, 50 Hz ± 1 Hz, 60 Hz ± 1 Hz | 62 | | | dB |
| Internal Clock | | | | | |
| At 50 Hz, 60 Hz | 20 SPS, 50 Hz ± 1 Hz, 60 Hz ± 1 Hz | 67 | | | dB |
| | 25 SPS, 50 Hz ± 1 Hz, 60 Hz ± 1 Hz | 50 | | | dB |
| ANALOG INPUTS <u>13/</u> | | | | | |
| Differential Input Voltage Ranges <u>14/</u> | $V_{REF} = REF_{INx(+)} - REF_{INx(-)}$, or internal reference | | $\pm V_{REF}/\text{gain}$ | | |
| Absolute A_{IN} Voltage Limits <u>4/</u> | | | | | |
| Gain = 1 (Unbuffered) | | $AV_{SS} - 0.05$ | | $AV_{DD} + 0.05$ | V |
| Gain = 1 (Buffered) | | $AV_{SS} + 0.1$ | | $AV_{DD} - 0.1$ | V |
| Gain > 1 | | $AV_{SS} - 0.05$ | | $AV_{DD} + 0.05$ | V |
| Analog Input Current | | | | | |
| Gain > 1 or Gain = 1 (Buffered) | | | | | |
| Low Power Mode | | | | | |
| Absolute Input Current | | | ±1 | | nA |
| Differential Input Current | | | ±0.2 | | nA |
| Analog Input Current Drift | | | 25 | | pA/°C |
| Mid Power Mode | | | | | |
| Absolute Input Current | | | ±1.2 | | nA |
| Differential Input Current | | | ±0.4 | | nA |
| Analog Input Current Drift | | | 25 | | pA/°C |
| Full Power Mode | | | | | |
| Absolute Input Current | | | ±3.3 | | nA |
| Differential Input Current | | | ±1.5 | | nA |
| Analog Input Current Drift | | | 25 | | pA/°C |
| Gain = 1 (Unbuffered) | | | | | |
| Absolute Input Current | Current varies with input voltage | | ±2.65 | | μA/V |
| Analog Input Current Drift | | | 1.1 | | nA/V/°C |

See footnote at end of table.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DLA LAND AND MARITIME COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/19614 |
| | | REV | PAGE 7 |

TABLE I. Electrical performance characteristics - Continued. 1/

| Test | Test conditions | Limits | | | Unit |
|---|-------------------------------|-------------------------|------|-------------------------|-------|
| | | Min | Typ | Max | |
| REFERENCE INPUT | | | | | |
| Internal Reference | TA = 25°C | 2.5 - 0.2% | 2.5 | 2.5 + 0.2% | V |
| Initial Accuracy | | | | | |
| Drift | | | | | |
| Output Current | | | | | |
| Load Regulation | | | | | |
| Power Supply Rejection | | | 50 | | μV/mA |
| External Reference | | | 85 | | dB |
| External REFIN Voltage <u>4/</u> | REFIN = REFINx(+) - REFINx(-) | 0.5 | 2.5 | AV _{DD} | V |
| Absolute REFIN Voltage Limits <u>4/</u> | Unbuffered | AV _{SS} - 0.05 | | AV _{DD} + 0.05 | V |
| | Buffered | AV _{SS} + 0.1 | | AV _{DD} - 0.1 | V |
| Reference Input Current | | | | | |
| Buffered | | | | | |
| Low Power Mode | | | | | |
| Absolute Input Current | | | ±0.5 | | nA |
| Reference Input Current Drift | | | 10 | | pA/°C |
| Mid Power Mode | | | | | |
| Absolute Input Current | | | ±1 | | nA |
| Reference Input Current Drift | | | 10 | | pA/°C |
| Full Power Mode | | | | | |
| Absolute Input Current | | | ±3 | | nA |
| Reference Input Current Drift | | | 10 | | pA/°C |
| Unbuffered | | | | | |
| Absolute Input Current | | | ±12 | | nA |
| Reference Input Current Drift | | | 6 | | pA/°C |
| Normal Mode Rejection | Same as for analog inputs | | | | |
| Common-Mode Rejection | | | 100 | | |

See footnote at end of table.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DLA LAND AND MARITIME COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/19614 |
| | | REV | PAGE 8 |

TABLE I. Electrical performance characteristics - Continued. 1/

| Test | Test conditions | Limits | | | Unit |
|--|--|-------------------------|---|-------------------------|----------|
| | | Min | Typ | Max | |
| EXCITATION CURRENT SOURCES (IOUT0/IOUT1) (Available on any analog input pin) | | | | | |
| Output Current | | | 50/100/250/ 500/750/1000 | | μA |
| Initial Tolerance | | | ±4 | | % |
| Drift | | | 50 | | ppm/°C |
| Current Matching | Matching between IOUT0 and IOUT1, V _{OUT} = 0 V | | ±0.5 | | % |
| Drift Matching 4/ | | | 5 | 30 | ppm/°C |
| Line Regulation (AVDD) | AVDD = 3 V ± 5% | | 2 | | %/V |
| Load Regulation | | | 0.2 | | %/V |
| Output Compliance 4/ | 50 μA/100 μA/250 μA/500 μA current sources, 2% accuracy | AV _{SS} - 0.05 | | AV _{DD} - 0.37 | V |
| | 750 μA and 1000 μA current sources, 2% accuracy | AV _{SS} - 0.05 | | AV _{DD} - 0.48 | V |
| BIAS VOLTAGE (V_{BIAS}) GENERATOR (Available on any analog input pin) | | | | | |
| V _{BIAS} | | | AV _{SS} + (AV _{DD} - AV _{SS})/2 | | V |
| V _{BIAS} Generator Start-Up Time | Dependent on the capacitance connected to AI | | 6.7 | | μs/nF |
| TEMPERATURE SENSOR | | | | | |
| Accuracy | | | ±0.5 | | °C |
| Sensitivity | | | 13,584 | | Codes/°C |
| LOW-SIDE POWER SWITCH | | | | | |
| On Resistance | | | 7 | 10 | Ω |
| Allowable Current 4/ | Continuous current | | | 30 | mA |
| BURNOUT CURRENTS | | | | | |
| A _{IN} Current | Analog inputs must be buffered | | 0.5/2/4 | | μA |
| DIGITAL OUTPUTS (P1 AND P2) | | | | | |
| Output Voltage | | | | | |
| High, V _{OH} | I _{SOURCE} = 100 μA | AV _{DD} - 0.6 | | | V |
| Low, V _{OL} | I _{SINK} = 100 μA | | | 0.4 | V |

See footnote at end of table.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DLA LAND AND MARITIME COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/19614 |
| | | REV | PAGE 9 |

TABLE I. Electrical performance characteristics - Continued. 1/

| Test | Test conditions | Limits | | | Unit |
|--|---|---|-----------------------------|--|------------------|
| | | Min | Typ | Max | |
| DIAGNOSTICS | | | | | |
| Power Supply Monitor Detect Level Analog Low Dropout Regulator (ALDO) Digital LDO (DLDO) | $AV_{DD} - AV_{SS} \geq 2.7 \text{ V}$ $IOV_{DD} \geq 1.75 \text{ V}$ | | | 1.6 1.55 | V V |
| Reference Detect Level | REF_DET_ERR bit active if $V_{REF} < 0.7 \text{ V}$ | 0.7 | | 1 | V |
| AINM/AINP Overvoltage Detect Level | | $AV_{DD} + 0.04$ | | | V |
| AINM/AINP Undervoltage Detect Level | | | | $AV_{SS} - 0.04$ | V |
| INTERNAL/EXTERNAL CLOCK | | | | | |
| Internal Clock Frequency Duty Cycle | | 614.4 - 5% | 614.4 50:50 | 614.4 + 5% | kHz % |
| External Clock Frequency Duty Cycle | Internal divide by 4 | | 2.4576 45:55 to 55:45 | | MHz % |
| LOGIC INPUTS <u>4/</u> | | | | | |
| Input Voltage Low, V_{INL} | $1.65 \text{ V} \leq IOV_{DD} < 1.9 \text{ V}$ $1.9 \text{ V} \leq IOV_{DD} < 2.3 \text{ V}$ $2.3 \text{ V} \leq IOV_{DD} \leq 3.6 \text{ V}$ | | | $0.3 \times IOV_{DD}$ $0.35 \times IOV_{DD}$ 0.7 | V V V |
| High, V_{INH} | $1.65 \text{ V} \leq IOV_{DD} < 1.9 \text{ V}$ $1.9 \text{ V} \leq IOV_{DD} < 2.3 \text{ V}$ $2.3 \text{ V} \leq IOV_{DD} \leq 2.7 \text{ V}$ $2.7 \text{ V} \leq IOV_{DD} \leq 3.6 \text{ V}$ | $0.7 \times IOV_{DD}$ $0.65 \times IOV_{DD}$ 1.7 2 | | | V V V V |
| Hysteresis | $1.65 \text{ V} \leq IOV_{DD} \leq 3.6 \text{ V}$ | 0.2 | | 0.6 | V |
| Input Currents | $V_{IN} = IOV_{DD}$ or GND | -1 | | +1 | μA |
| Input Capacitance | All digital inputs | | 10 | | pF |
| LOGIC OUTPUTS (INCLUDING CLK) | | | | | |
| Output Voltage <u>4/</u> High, V_{OH} Low, V_{OL} | $I_{SOURCE} = 100 \mu\text{A}$ $I_{SINK} = 100 \mu\text{A}$ | $IOV_{DD} - 0.35$ | | 0.4 | V V |
| Floating State Leakage Current | | -1 | | +1 | μA |
| Floating State Output Capacitance | | | 10 | | pF |
| Data Output Coding | | | Offset binary | | |

See footnote at end of table.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DLA LAND AND MARITIME COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/19614 |
| | | REV | PAGE 10 |

TABLE I. Electrical performance characteristics - Continued. 1/

| Test | Test conditions | Limits | | | Unit |
|---|---|------------|-----|-----------|------|
| | | Min | Typ | Max | |
| SYSTEM CALIBRATION <u>4/</u> | | | | | |
| Calibration Limit | | | | | |
| Full Scale (FS) | | | | 1.05 × FS | V |
| Zero Scale | | -1.05 × FS | | | V |
| Input Span | | 0.8 × FS | | 2.1 × FS | V |
| POWER SUPPLY VOLTAGES FOR ALL POWER MODES | | | | | |
| AVDD to AVSS | | | | | |
| Low Power Mode | | 2.7 | | 3.6 | V |
| Mid Power Mode | | 2.7 | | 3.6 | V |
| Full Power Mode | | 2.9 | | 3.6 | V |
| IOVDD to GND | | 1.65 | | 3.6 | V |
| AVSS to GND | | -1.8 | | 0 | V |
| IOVDD to AVSS | | | | 5.4 | V |
| POWER SUPPLY CURRENTS <u>13/ 15/</u> | | | | | |
| IAVDD, External Reference | | | | | |
| Low Power Mode | | | | | |
| Gain = 1 ² | All buffers off | | 125 | 140 | μA |
| Gain = 1 IAVDD Increase per AINx Buffer <u>4/</u> | | | 15 | 25 | μA |
|Gain = 2 to 8 | | | 205 | 250 | μA |
| Gain = 16 to 128 | | | 235 | 300 | μA |
| IAVDD Increase per Reference Buffer <u>4/</u> | All gains | | 10 | 20 | μA |
| Mid Power Mode | | | | | |
| Gain = 1 ² | All buffers off | | 150 | 170 | μA |
| Gain = 1 IAVDD Increase per AINx Buffer <u>4/</u> | | | 30 | 40 | μA |
|Gain = 2 to 8 | | | 275 | 345 | μA |
| Gain = 16 to 128 | | | 330 | 430 | μA |
| IAVDD Increase per Reference Buffer <u>4/</u> | All gains | | 20 | 30 | μA |
| Full Power Mode | | | | | |
| Gain = 1 ² | All buffers off | | 315 | 350 | μA |
| Gain = 1 IAVDD Increase per AINx Buffer <u>4/</u> | | | 90 | 135 | μA |
|Gain = 2 to 8 | | | 660 | 830 | μA |
| Gain = 16 to 128 | | | 875 | 1200 | μA |
| IAVDD Increase per Reference Buffer <u>4/</u> | All gains | | 85 | 120 | μA |
| IAVDD Increase | | | | | |
| Due to Internal Reference <u>4/</u> | Independent of power mode; the reference buffers are not required when using this reference | | 50 | 70 | μA |
| Due to VBIAS <u>4/</u> | Independent of power mode | | 15 | 20 | μA |
| Due to Diagnostics <u>4/</u> | | | 4 | 5 | μA |

See footnote at end of table.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DLA LAND AND MARITIME COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/19614 |
| | | REV | PAGE 11 |


TABLE I. Electrical performance characteristics - Continued. 1/

| Test | Test conditions | Limits | | | Unit |
|---|-----------------|--------|-----|-----|------|
| | | Min | Typ | Max | |
| POWER SUPPLY CURRENTS - Continued <u>13/</u> <u>15/</u> | | | | | |
| I _{AVDD} , External Reference | | | | | |
| I _{IOVDD} | | | | | |
| Low Power Mode | | | 20 | 35 | μA |
| Mid Power Mode | | | 25 | 40 | μA |
| Full Power Mode | | | 55 | 80 | μA |
| POWER-DOWN CURRENTS <u>15/</u> (Independent of power mode) | | | | | |
| Standby Current | | | | | |
| I _{AVDD} | LDOs on only | | 7 | 15 | μA |
| I _{IOVDD} | | | 8 | 20 | μA |
| Power-Down Current | | | | | |
| I _{AVDD} | | | 1 | 3 | μA |
| I _{IOVDD} | | | 1 | 2 | μA |

- 1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
- 2/ AV_{DD} = 2.9 V to 3.6 V (full power mode), 2.7 V to 3.6 V (mid and low power mode), IOV_{DD} = 1.65 V to 3.6 V, AV_{SS} = DGND = 0 V, REFINx(+) = 2.5 V, REFINx(-) = AV_{SS}, master clock = 614.4 kHz, all specifications T_{MIN} to T_{MAX}, unless otherwise noted.
- 3/ Temperature range = -55°C to +125°C.
- 4/ These specifications are not production tested but are supported by characterization data at the initial product release.
- 5/ FS is the decimal equivalent of the FS[10:0] bits in the filter registers.
- 6/ The integral nonlinearity is production tested in full power mode only. For other power modes, the specification is supported by characterization data at the initial product release.
- 7/ Following a system or internal zero-scale calibration, the offset error is in the order of the noise for the programmed gain and output data rate selected. A system full-scale calibration reduces the gain error to the order of the noise for the programmed gain and output data rate.
- 8/ Recalibration at any temperature removes these errors.
- 9/ Gain error applies to both positive and negative full-scale. A factory calibration is performed at gain = 1, TA = 25°C.
- 10/ When gain > 1, the common-mode voltage is between (AV_{SS} + 0.1 + 0.5/gain) and (AV_{DD} - 0.1 - 0.5/gain).
- 11/ Specification is for a wider common-mode voltage between (AV_{SS} - 0.05 + 0.5/gain) and (AV_{DD} - 0.1 - 0.5/gain).
- 12/ REJ60 is a bit in the filter registers. When the first notch of the sinc filter is at 50 Hz, a notch is placed at 60 Hz when REJ60 is set to 1. This gives simultaneous 50 Hz and 60 Hz rejection.
- 13/ When the gain is greater than 1, the analog input buffers are enabled automatically. The buffers can only be disabled when the gain equals 1.
- 14/ When V_{REF} = (AV_{DD} - AV_{SS}), the typical differential input equals 0.92 × V_{REF}/gain for the low and mid power modes and 0.86 × V_{REF}/gain for full power mode when gain > 1.
- 15/ The digital inputs are equal to IOV_{DD} or DGND with excitation currents and bias voltage generator disabled.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DLA LAND AND MARITIME COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/19614 |
| | | REV | PAGE 12 |

Case X



NOTES:

1. All linear dimensions are in millimeters.
2. Falls within JEDEC MO-153-AD.

FIGURE 1. Case outline.

| | | | |
|---|---|---|--|
| <p align="center">DLA LAND AND MARITIME COLUMBUS, OHIO</p> | <p align="center">SIZE A</p> | <p align="center">CODE IDENT NO. 16236</p> | <p align="center">DWG NO. V62/19614</p> |
| | | <p align="center">REV</p> | <p align="center">PAGE 13</p> |




FIGURE 2. Terminal connections.

| Terminal No. | Mnemonic | Description |
|--------------|------------------------|---|
| 1 | DN | Serial Data Input to the Input Shift Register on the ADC. Data in the input shift register is transferred to the control registers within the ADC, with the register selection bits of the communications register identifying the appropriate register |
| 2 | SCLK | Serial Clock Input. This serial clock input is for data transfers to and from the ADC. The SCLK pin has a Schmitt-triggered input, making the interface suitable for opto-isolated applications. The serial clock can be continuous with all data transmitted in a continuous train of pulses. Alternatively, it can be a noncontinuous clock with the information being transmitted to or from the ADC in smaller batches of data. |
| 3 | CLK | Clock Input/Clock Output. The internal clock can be made available at this pin. Alternatively, the internal clock can be disabled, and the ADC can be driven by an external clock. This allows several ADCs to be driven from a common clock, allowing simultaneous conversions to be performed. |
| 4 | $\overline{\text{CS}}$ | Chip Select Input. This is an active low logic input that selects the ADC. Use $\overline{\text{CS}}$ to select the ADC in systems with more than one device on the serial bus or as a frame synchronization signal in communicating with the device. $\overline{\text{cs}}$ can be hardwired low if the serial peripheral interface (SPI) diagnostics are unused, allowing the ADC to operate in 3-wire mode with SCLK, DIN, and DOUT interfacing with the device. |
| 5 | REGCAPD | Digital LDO Regulator Output. Decouple this pin to DGND with a 0.1 μF capacitor. |

FIGURE 3. Terminal function.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DLA LAND AND MARITIME COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/19614 |
| | | REV | PAGE 14 |

| Terminal No. | Mnemonic | Description |
|--------------|--------------------|---|
| 6 | IOV _{DD} | Serial Interface Supply Voltage, 1.65 V to 3.6 V. IOVDD is independent of AVDD. Therefore, the serial interface can operate at 1.65 V with AVDD at 3.6 V, for example. |
| 7 | DGND | Digital Ground Reference Point. |
| 8 | AIN0/IOUT/VBIAS | Analog Input 0/Output of Internal Excitation Current Source/Bias Voltage. This input pin is configured via the configuration registers to be the positive or negative terminal of a differential or pseudo differential input. Alternatively, the internal programmable excitation current source can be made available at this pin. Either IOUT0 or IOUT1 can be switched to this output. A bias voltage midway between the analog power supply rails can be generated at this pin. |
| 9 | AIN1/IOUT/VBIAS | Analog Input 1/Output of Internal Excitation Current Source/Bias Voltage. This input pin is configured via the configuration registers to be the positive or negative terminal of a differential or pseudo differential input. Alternatively, the internal programmable excitation current source can be made available at this pin. Either IOUT0 or IOUT1 can be switched to this output. A bias voltage midway between the analog power supply rails can be generated at this pin. |
| 10 | AIN2/IOUT/VBIAS/P1 | Analog Input 2/Output of Internal Excitation Current Source/Bias Voltage/General-Purpose Output 1. This input pin is configured via the configuration registers to be the positive or negative terminal of a differential or pseudo differential input. Alternatively, the internal programmable excitation current source can be made available at this pin. Either IOUT0 or IOUT1 can be switched to this output. A bias voltage midway between the analog power supply rails can be generated at this pin. This pin can also be configured as a general-purpose output bit, referenced between AV _{SS} and AV _{DD} . |
| 11 | AIN3/IOUT/VBIAS/P2 | Analog Input 3/Output of Internal Excitation Current Source/Bias Voltage/General-Purpose Output 2. This input pin is configured via the configuration registers to be the positive or negative terminal of a differential or pseudo differential input. Alternatively, the internal programmable excitation current source can be made available at this pin. Either IOUT0 or IOUT1 can be switched to this output. A bias voltage midway between the analog power supply rails can be generated at this pin. This pin can also be configured as a general-purpose output bit, referenced between AV _{SS} and AV _{DD} . |
| 12 | REFIN1(+) | Positive Reference Input. An external reference can be applied between REFIN1(+) and REFIN1(-). REFIN1(+) can be anywhere between AV _{DD} and AV _{SS} + 0.5 V. The nominal reference voltage (REFIN1(+) - REFIN1(-)) is 2.5 V, but the device functions with a reference from 0.5 V to AV _{DD} . |
| 13 | REFIN1(-) | Negative Reference Input. This reference input can be anywhere between AV _{SS} and AV _{DD} - 0.5 V. |
| 14 | AIN4/IOUT/VBIAS | Analog Input 4/Output of Internal Excitation Current Source/Bias Voltage. This input pin is configured via the configuration registers to be the positive or negative terminal of a differential or pseudo differential input. Alternatively, the internal programmable excitation current source can be made available at this pin. Either IOUT0 or IOUT1 can be switched to this output. A bias voltage midway between the analog power supply rails can be generated at this pin. |
| 15 | AIN5/IOUT/VBIAS | Analog Input 5/Output of Internal Excitation Current Source/Bias Voltage. This input pin is configured via the configuration registers to be the positive or negative terminal of a differential or pseudo differential input. Alternatively, the internal programmable excitation current source can be made available at this pin. Either IOUT0 or IOUT1 can be switched to this output. A bias voltage midway between the analog power supply rails can be generated at this pin. |

FIGURE 3. Terminal function – Continued..

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DLA LAND AND MARITIME COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/19614 |
| | | REV | PAGE 15 |

| Terminal No. | Mnemonic | Description |
|--------------|-------------------------------|---|
| 16 | AIN6/IOUT/VBIAS/REFIN2(+) | Analog Input 6/Output of Internal Excitation Current Source/Bias Voltage/Positive Reference Input. This input pin is configured via the configuration registers to be the positive or negative terminal of a differential or pseudo differential input. Alternatively, the internal programmable excitation current source can be made available at this pin. Either IOUT0 or IOUT1 can be switched to this output. A bias voltage midway between the analog power supply rails can be generated at this pin. This pin also functions as a positive reference input for REFIN2(±). REFIN2(+) can be anywhere between AV _{DD} and AV _{SS} + 0.5 V. The nominal reference voltage (REFIN2(+) to REFIN2(-)) is 2.5 V, but the device functions with a reference from 0.5 V to AV _{DD} . |
| 17 | AIN7/IOUT/VBIAS/REFIN2(-) | Analog Input 7/Output of Internal Excitation Current Source/Bias Voltage/Negative Reference Input. This input pin is configured via the configuration registers to be the positive or negative terminal of a differential or pseudo differential input. Alternatively, the internal programmable excitation current source can be made available at this pin. Either IOUT0 or IOUT1 can be switched to this output. A bias voltage midway between the analog power supply rails can be generated at this pin. This pin also functions as the negative reference input for REFIN2(±). This reference input can be anywhere between AV _{SS} and AV _{DD} - 0.5 V. |
| 18 | REFOUT | Internal Reference Output. The buffered output of the internal 2.5 V voltage reference is available on this pin. |
| 19 | AV _{SS} | Analog Supply Voltage. The voltage on AV _{DD} is referenced to AV _{SS} . The differential between AV _{DD} and AV _{SS} must be between 2.7 V and 3.6 V in mid or low power mode and between 2.9 V and 3.6 V in full power mode. AV _{SS} can be taken below 0 V to provide a dual power supply to the AD7124-4-EP. For example, AV _{SS} can be tied to -1.8 V and AV _{DD} can be tied to +1.8 V, providing a ±1.8 V supply to the ADC. |
| 20 | REGCAPA | Analog LDO Regulator Output. Decouple this pin to AV _{SS} with a 0.1 μF capacitor. |
| 21 | PSW | Low-Side Power Switch to AV _{SS} . |
| 22 | AV _{DD} | Analog Supply Voltage, Relative to AV _{SS} |
| 23 | $\overline{\text{SYNC}}$ | Synchronization Input. This pin is a logic input that allows synchronization of the digital filters and analog modulators when using a number of AD7124-4-EP devices. When $\overline{\text{SYNC}}$ is low, the nodes of the digital filter, the filter control logic, and the calibration control logic are reset, and the analog modulator is held in a reset state. $\overline{\text{SYNC}}$ does not affect the digital interface but does reset $\overline{\text{RDY}}$ to a high state if it is low. |
| 24 | DOUT/ $\overline{\text{RDY}}$ | Serial Data Output/Data Ready Output. DOUT/ $\overline{\text{RDY}}$ functions as a serial data output pin to access the output shift register of the ADC. The output shift register can contain data from any of the on-chip data or control registers. In addition, DOUT/ $\overline{\text{RDY}}$ operates as a data ready pin, going low to indicate the completion of a conversion. If the data is not read after the conversion, the pin goes high before the next update occurs. The DOUT/ $\overline{\text{RDY}}$ falling edge can also be used as an interrupt to a processor, indicating that valid data is available. With an external serial clock, the data can be read using the DOUT/ $\overline{\text{RDY}}$ pin. When $\overline{\text{CS}}$ is low, the data/control word information is placed on the DOUT/ $\overline{\text{RDY}}$ pin on the SCLK falling edge and is valid on the SCLK rising edge. |

FIGURE 3. Terminal function – Continued..

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DLA LAND AND MARITIME COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/19614 |
| | | REV | PAGE 16 |




FIGURE 4. Functional block diagram.

| | | | |
|--|--------------------------|--|-------------------------------------|
| <p>DLA LAND AND MARITIME COLUMBUS, OHIO</p> | <p>SIZE A</p> | <p>CODE IDENT NO. 16236</p> | <p>DWG NO. V62/19614</p> |
| | | <p>REV</p> | <p>PAGE 17</p> |

4. VERIFICATION

4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <https://landandmaritimeapps.dla.mil/programs/smcr/default.aspx>

| Vendor item drawing administrative control number ^{1/} | Device manufacturer CAGE code | Order Quantity | Vendor part number |
|---|-------------------------------|-------------------|--------------------|
| V62/19614-01XE | 24355 | Tube units = 62 | AD7124-4TRUZ-EP |
| | | Reel units = 1000 | AD7124-4TRUZ-EP-R7 |

^{1/} The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

24355

Source of supply

Analog Devices
 1 Technology Way
 P.O. Box 9106
 Norwood, MA 02062-9106

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DLA LAND AND MARITIME COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/19614 |
| | | REV | PAGE 18 |