

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED



Prepared in accordance with ASME Y14.24

Vendor item drawing

REV																				
PAGE																				
REV																				
PAGE																				

REV STATUS OF PAGES	REV																		
	PAGE	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16		

PMIC N/A	PREPARED BY RICK OFFICER	DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 <a href="https://www.dla.mil/LandandMaritime">https://www.dla.mil/LandandMaritime</a>	
Original date of drawing YY-MM-DD  19-05-24	CHECKED BY RAJESH PITHADIA	TITLE MICROCIRCUIT, LINEAR, 5.7 kV RMS, SIGNAL ISOLATED, BASIC CAN FD TRANSCEIVER, MONOLITHIC SILICON	
	APPROVED BY CHARLES F. SAFFLE	SIZE <b>A</b>	CODE IDENT. NO. <b>16236</b>
	REV	DWG NO. <b>V62/19605</b>	
		PAGE 1 OF 16	

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

1. SCOPE

1.1 Scope. This drawing documents the general requirements of a high performance 5.7 kV rms, signal isolated basic controlled area network flexible data rate (CAN FD) transceiver, microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 Vendor Item Drawing Administrative Control Number. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

<u>V62/19605</u> Drawing number	-	<u>01</u> Device type (See 1.2.1)	<u>X</u> Case outline (See 1.2.2)	<u>E</u> Lead finish (See 1.2.3)
---------------------------------------	---	---	---	--

1.2.1 Device type(s).

<u>Device type</u>	<u>Generic</u>	<u>Circuit function</u>
01	ADM3050E-EP	5.7 kV rms, signal isolated basic CAN FD transceiver

1.2.2 Case outline(s). The case outline(s) are as specified herein.

<u>Outline letter</u>	<u>Number of pins</u>	<u>JEDEC PUB 95</u>	<u>Package style</u>
X	16	MS-013-AA	Small outline package

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

<u>Finish designator</u>	<u>Material</u>
A	Hot solder dip
B	Tin-lead plate
C	Gold plate
D	Palladium
E	Gold flash palladium
F	Tin-lead alloy (BGA/CGA)
Z	Other

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/19605</b>
		REV	PAGE 2

1.3 Absolute maximum ratings. 1/ 2/

Supply voltage range (VDD1/VDD2) .....	-0.5 V to +6 V
Logic side input/output: TXD, RXD .....	-0.5 V to VDD1 + 0.5 V
CANH, CANL .....	-40 V to +40 V
Storage temperature range (TSTG) .....	-65°C to +150°C
Junction temperature range (TJ) .....	150°C maximum
Electrostatic discharge (ESD) rating: IEC 61000-4-2, CANH/CANL	
Across isolation barrier with respect to GND1 .....	±8 kV
Contact discharge with respect to to GND2 .....	±8 kV typical
Air discharge with respect to GND2 .....	±15 kV
Human body model (HBM) all pins, 1.5 kΩ, 100 pF .....	±4 kV
Moisture sensitivity level (MSL) .....	MSL3
Thermal resistance, junction to ambient (θJA) .....	60°C/W

1.4 Recommended operating conditions. 3/

Supply voltage range:	
(VDD1) .....	1.7 V to 5.5 V
(VDD2) .....	4.5 V to 5.5 V
Operating free-air temperature range (TA) .....	-55°C to +125°C

1.5 Package characteristics.

Resistance (input to output) (R <sub>I-O</sub> ) .....	10 <sup>13</sup> Ω typical 4/
Capacitance (input to output) (C <sub>I-O</sub> ) with f = 1 MHz .....	1.1 pF typical 4/
Input capacitance (C <sub>I</sub> ) .....	4.0 pF typical 5/

- 
- 1/ Stresses beyond those listed under “absolute maximum rating” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
  - 2/ Unless otherwise specified, pin voltage with respect to GND1/GND2 are on the same side.
  - 3/ Use of this product beyond the manufacturers design rules or stated parameters is done at the user’s risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.
  - 4/ The device is considered a 2-terminal device: pin 1 through pin 8 are shorted together, and pin 9 through pin 16 are shorted together.
  - 5/ Input capacitance is from any input data pin to ground.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/19605</b>
		<b>REV</b>	<b>PAGE 3</b>

## 2. APPLICABLE DOCUMENTS

International Electrotechnical Commission

IEC 61000-4-2 – Electromagnetic Compatibility (EMC) - Part 4-2:  
Testing and measurement techniques - Electrostatic discharge immunity test

(Copies of these documents are available online at <https://www.iec.ch>.)

JEDEC Solid State Technology Association

JEDEC PUB 95 – Registered and Standard Outlines for Semiconductor Devices

(Copies of these documents are available online at <https://www.jedec.org>.)

## 3. REQUIREMENTS

3.1 Marking. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 Unit container. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

3.5 Diagrams.

3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1.

3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.

3.5.3 Truth table. The truth table shall be as shown in figure 3.

3.5.4 Timing waveforms and test circuit. The timing waveforms and test circuit shall be as shown in figures 4 through 8.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/19605</b>
		REV	PAGE 4

TABLE I. Electrical performance characteristics. 1/

Test	Symbol	Conditions <u>2/</u>	Temperature, T <sub>A</sub>	Device type	Limits		Unit
					Min	Max	
Supply current							
Bus side IDD2							
Recessive state		TXD high, load resistance (R <sub>L</sub> ) = 60 Ω	+25°C	01	5.3 typical		mA
			-55°C to +125°C			7	
Dominant state		Limited by transmit dominant timeout (t <sub>DT</sub> ), R <sub>L</sub> = 60 Ω	+25°C	01	63 typical		mA
			-55°C to +125°C			75	
		Limited by (t <sub>DT</sub> ), R <sub>L</sub> = 60 Ω, 4.75 V ≤ V <sub>DD2</sub> ≤ 5.25 V	-55°C to +125°C			73	
70% dominant / 30% recessive		1 Mbps, worst case, R <sub>L</sub> = 60 Ω	+25°C	01	45 typical		mA
			-55°C to +125°C			58	
		5 Mbps, worst case, R <sub>L</sub> = 60 Ω	+25°C		49 typical		
			-55°C to +125°C			60	
		12 Mbps, worst case, R <sub>L</sub> = 60 Ω	+25°C		58 typical		
			-55°C to +125°C			65	
Logic side icoupler current	IDD1	TXD high, low, or switching	-55°C to +125°C	01		5.5	mA

See footnotes at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/19605</b>
		REV	PAGE 5

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions <u>2/</u>	Temperature, T <sub>A</sub>	Device type	Limits		Unit
					Min	Max	
Driver							
Differential outputs	See figure 4						
Recessive state voltage.	TXD high, R <sub>L</sub> and common mode filter capacitor (C <sub>F</sub> ) open						
CANH, CANL voltage	V <sub>CANL</sub> , V <sub>CANH</sub>		-55°C to +125°C	01	2.0	3.0	V
Differential output voltage	V <sub>OD</sub>		-55°C to +125°C	01	-500	+50	mV
Dominant state voltage.	TXD low, C <sub>F</sub> open						
CANH voltage	V <sub>CANH</sub>	50 Ω ≤ R <sub>L</sub> ≤ 65 Ω	-55°C to +125°C	01	2.75	4.5	V
CANL voltage	V <sub>CANL</sub>	50 Ω ≤ R <sub>L</sub> ≤ 65 Ω	-55°C to +125°C	01	0.5	2.0	V
Differential output voltage	V <sub>OD</sub>	50 Ω ≤ R <sub>L</sub> ≤ 65 Ω	-55°C to +125°C	01	1.5	3.0	V
		45 Ω ≤ R <sub>L</sub> ≤ 70 Ω			1.4	3.3	
		R <sub>L</sub> = 2240 Ω			1.5	5.0	
Output symmetry (V <sub>DD2</sub> – V <sub>CANH</sub> to V <sub>CANL</sub> )	V <sub>SYM</sub>	R <sub>L</sub> = 60 Ω, C <sub>F</sub> = 4.7 nF	-55°C to +125°C	01	-0.55	+0.55	V
Short circuit current	I <sub>SC</sub>	R <sub>L</sub> open					
Absolute CANH		V <sub>CANH</sub> = -3 V	-55°C to +125°C	01		115	mA
Absolute CANL		V <sub>CANL</sub> = 18 V	-55°C to +125°C	01		115	mA
Steady state CANH		V <sub>CANH</sub> = -24 V	-55°C to +125°C	01		115	mA
Steady state CANL		V <sub>CANL</sub> = 24 V	-55°C to +125°C	01		115	mA

See footnotes at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/19605</b>
		REV	PAGE 6

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions 2/	Temperature, TA	Device type	Limits		Unit
					Min	Max	
Driver - continued							
Logic inputs (TXD)							
Input voltage, high	V <sub>IH</sub>		-55°C to +125°C	01	0.65 x V <sub>DD1</sub>		V
Input voltage, low	V <sub>IL</sub>		-55°C to +125°C	01		0.35 x V <sub>DD1</sub>	V
Complementary metal oxide semiconductor (CMOS) logic input currents	I <sub>IH</sub>  ,  I <sub>IL</sub>	Input high or low	-55°C to +125°C	01		10	μA
Receiver							
Differential inputs							
Differential input voltage range	V <sub>ID</sub>	RXD capacitance (CRXD) open, see figure 5, -25 V < V <sub>CANL</sub> , V <sub>CANH</sub> < +25 V					
Recessive			-55°C to +125°C	01	-1.0	+0.5	V
Dominant			-55°C to +125°C	01	0.9	5.0	V
Input voltage hysteresis	V <sub>HYS</sub>		+25°C	01	150 typical		mV
Unpowered input leakage current	I <sub>IN(OFF)</sub>	V <sub>CANH</sub> , V <sub>CANL</sub> = 5 V, V <sub>DD2</sub> = 0 V	-55°C to +125°C	01		10	μA
Input resistance, CANH, CANL	R <sub>INH</sub> , R <sub>INL</sub>		-55°C to +125°C	01	6	25	kΩ
Input resistance, differential	R <sub>DIFF</sub>		-55°C to +125°C	01	20	100	kΩ
Input resistance, matching	m <sub>R</sub>	$m_R = 2 \times (R_{INH} - R_{INL}) / (R_{INH} + R_{INL})$	-55°C to +125°C	01	-0.03	+0.03	Ω/Ω
Input capacitance, CANH, CANL	C <sub>INH</sub> , C <sub>RINL</sub>		+25°C	01	35 typical		pF
Differential input capacitance	C <sub>DIFF</sub>		+25°C	01	12 typical		pF

See footnotes at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/19605</b>
		REV	PAGE 7

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions <u>2/</u>	Temperature, T <sub>A</sub>	Device type	Limits		Unit
					Min	Max	
Receiver – continued.							
Logic outputs (RXD)							
Output voltage , low	VOL	Output impedance (I <sub>OUT</sub> ) = 2 mA	+25°C	01	0.2 typical		V
			-55°C to +125°			0.4	
Output voltage, high RXD	VOH	I <sub>OUT</sub> = -2 mA	-55°C to +125°C	01	V <sub>DD1</sub> - 0.2		V
Short circuit current RXD	I <sub>OS</sub>	Output voltage (V <sub>OUT</sub> ) = GND1 or V <sub>DD1</sub>	-55°C to +125°C	01	7	85	mA
Common mode transient immunity. <u>3/</u> Common mode voltage (V <sub>CM</sub> ) ≥ 1 kV, transient magnitude ≥ 800 V							
Input high, recessive	CMH	Input voltage (V <sub>IN</sub> ) = V <sub>DD1</sub> (TXD) or CANH/CANL recessive	+25°C	01	100 typical		kV/μs
			-55°C to +125°		75		
Input low, dominant	CML	V <sub>IN</sub> = 0 V (TXD) or CANH/CANL dominant	+25°C	01	100 typical		kV/μs
			-55°C to +125°		75		

See footnotes at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/19605</b>
		REV	PAGE 8

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions <u>2/</u>	Temperature, T <sub>A</sub>	Device type	Limits		Unit
					Min	Max	
Timing specifications							
Driver	See figure 4 and figure 6, t <sub>BIT_TXD</sub> = 200 ns, R <sub>L</sub> = 60 Ω, load capacitance (C <sub>L</sub> ) = 100 pF						
Maximum data rate			-55°C to +125°	01	12		Mbps
Propagation delay from TXD to bus (Recessive to Dominant)	t <sub>TXD_DOM</sub>		+25°C	01	35 typical		ns
			-55°C to +125°			60	
Propagation delay from TXD to bus (Dominant to Recessive )	t <sub>TXD_REC</sub>		+25°C	01	45 typical		ns
			-55°C to +1205°			70	
Transmit dominant timeout	t <sub>DT</sub>	TXD low, see figure 7	-55°C to +125°	01	1175	4000	μs
Receiver	See figure 6 and figure 8, t <sub>BIT_TXD</sub> = 200 ns, R <sub>L</sub> = 60 Ω, C <sub>L</sub> = 100 pF, C <sub>RXD</sub> = 15 pF						
Falling edge loop propagation delay (TXD to RXD)	t <sub>LOOP_FALL</sub>		-55°C to +125°	01		145	ns
Falling edge loop propagation delay (TXD to RXD)	t <sub>LOOP_RISE</sub>		-55°C to +125°	01		145	ns
Loop delay symmetry (minimum recessive bit width)	t <sub>BIT_RXD</sub>	2 Mbps, t <sub>BIT_TXD</sub> = 500 ns	-55°C to +125°	01	450	550	ns
		5 Mbps, t <sub>BIT_TXD</sub> = 200 ns			160	220	
		8 Mbps, t <sub>BIT_TXD</sub> = 125 ns			85	140	
		12 Mbps, t <sub>BIT_TXD</sub> = 83.3 ns			50	91.6	

- 1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
- 2/ Unless otherwise specified, all voltages are relative to their respective ground.  $1.7\text{ V} \leq V_{DD1} \leq 5.5\text{ V}$ ,  $4.5\text{ V} \leq V_{DD2} \leq 5.5\text{ V}$ ,  $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , and STBY low. Unless otherwise specified, typical specifications are at  $V_{DD1} = V_{DD2} = 5\text{ V}$  and  $T_A = 25^\circ\text{C}$ .
- 3/ |C<sub>MH</sub>| is the maximum common-mode voltage slew rate that can be sustained while maintaining CANH/CANL recessive, or  $RXD \geq V_{DD1} - 0.2\text{ V}$ . |C<sub>ML</sub>| is the maximum common-mode voltage slew rate that can be sustained while maintaining CANH/CANL dominant, or  $RXD \leq 0.4\text{ V}$ . The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/19605</b>
		REV	PAGE 9

Case X




FIGURE 1. Case outline.

<p><b>DLA LAND AND MARITIME COLUMBUS, OHIO</b></p>	<p><b>SIZE A</b></p>	<p><b>CODE IDENT NO. 16236</b></p>	<p><b>DWG NO. V62/19605</b></p>
		<p>REV</p>	<p>PAGE 10</p>

Case X - continued

Symbol	Dimensions			
	Inches		Millimeters	
	Minimum	Maximum	Minimum	Maximum
A	.0925	.1043	2.35	2.65
A1	.0039	.0118	0.10	0.30
b	.0122	.0201	0.31	0.51
c	.0079	.0130	0.20	0.33
D	.3976	.4134	10.10	10.50
E	.2913	.2992	7.40	7.60
E1	.3937	.4193	10.00	10.65
e	.0500 BSC		1.27 BSC	
L	.0157	.0500	0.40	1.27

NOTES:

1. Controlling dimensions are millimeter, inch dimensions are given for reference only.
2. Falls within reference to JEDEC MS-013-AA.

FIGURE 1. Case outline - Continued.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/19605</b>
		REV	PAGE 11

Device type	01	
Case outline	X	
Terminal number	Terminal symbol	Description
1	VDD1	Power supply, logic side, 1.7 V to 5.5 V. This pin requires 0.1 $\mu$ F decoupling capacitor.
2	GND1	Ground, logic side.
3	RXD	Receiver output data
4	NC	No connect. No internal connection to integrated circuit (IC).
5	NC	No connect. No internal connection to integrated circuit (IC).
6	TXD	Driver input data.
7	GND1	Ground, logic side.
8	GND1	Ground, logic side.
9	GND2	Ground, bus side.
10	GND2	Ground, bus side.
11	NC	No connect. No internal connection to integrated circuit (IC).
12	CANL	CAN low input and output.
13	CANH	CAN high input and output.
14	NC	No connect. No internal connection to integrated circuit (IC).
15	GND2	Ground, bus side.
16	VDD2	Power supply, bus side, 4.5 V to 5.5 V. This pin requires 0.1 $\mu$ F decoupling capacitor.

FIGURE 2. Terminal connections.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/19605</b>
		REV	PAGE 12

VDD1	VDD2	TXD	Mode	RXD	CANH/CANL
On	On	Low	Normal	Low	Dominant (limited by tDT)
On	On	High	Normal	High per bus	Recessive and set by bus
Off	On	Don't care	Normal	Indeterminate	Recessive and set by bus
On	Off	Don't care	Transceiver off	High	High-Z

FIGURE 3. Truth table.




FIGURE 4. Driver voltage measurement.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/19605</b>
		REV	PAGE 13




FIGURE 5. Receiver voltage measurement.




FIGURE 6. Transceiver timing diagram.

<p><b>DLA LAND AND MARITIME COLUMBUS, OHIO</b></p>	<p><b>SIZE A</b></p>	<p><b>CODE IDENT NO. 16236</b></p>	<p><b>DWG NO. V62/19605</b></p>
		<p>REV</p>	<p>PAGE 14</p>




FIGURE 7. Dominant timeout t<sub>DT</sub>.




FIGURE 8. Switching characteristics measurements.

<p><b>DLA LAND AND MARITIME COLUMBUS, OHIO</b></p>	<p><b>SIZE A</b></p>	<p><b>CODE IDENT NO. 16236</b></p>	<p><b>DWG NO. V62/19605</b></p>
		<p>REV</p>	<p>PAGE 15</p>

4. VERIFICATION

4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <https://landandmaritimeapps.dla.mil/programs/smcr/>.

Vendor item drawing administrative control number <u>1/</u>	Device manufacturer CAGE code	Mode of transportation and quantity	Vendor part number
V62/19605-01XE	24355	Tube, 47 units	ADM3050ETRWZ-EP
	24355	Reel, 1000 units	ADM3050ETRWZ-EP-RL

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

24355

Source of supply

Analog Devices  
 Route 1 Industrial Park  
 P.O. Box 9106  
 Norwood, MA 02062  
 Point of contact: 20 Alpha  
 Chelmsford, MA 01824

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/19605</b>
		<b>REV</b>	<b>PAGE 16</b>