



**MAX77859** 


#### **Product Highlights**

- Wide Input Voltage Range: 2.5V to 22V
- Programmable Output Voltage
  - · 3.2V to 16V with Internal Feedback Resistors
  - 3.0V to 20V with External Feedback Resistors, See Table 1
- USB Type-C<sup>®</sup> Power Delivery (PD)/Programmable Power Supply (PPS)
  - · 20mV Output Voltage Step Size
  - · 50mA Output Current Limit Step Size
- Maximum Output Current
  - Buck Mode: Up to 6A
  - Boost Mode: Up to 4A (V<sub>IN</sub> = 3.7V, V<sub>OUT</sub> = 5V)
- 7.8A Typical Switching Current
- Automatic SKIP Mode and Forced-PWM Mode
- R<sub>SEL</sub> Configuration
  - I2C Interface Target Address
  - · Switching Current Limit Threshold
  - · Internal/External Feedback Resistors
- I<sup>2</sup>C Programming
  - Output Voltage (DVS)
  - Slew Rate of Output Voltage Change
  - · Output Current Limit Threshold
  - · Switching Current Limit Threshold
  - Switching Frequency
  - Forced-PWM Mode Operation (FPWM)
  - · Loop Compensation
  - Power-OK (POK) and Fault Status/Interrupts
- Output Active Discharge
- Open-Drain Status/Interrupts Pin
- Available in a 3.01mm x 2.78mm 42 Wafer-Level Packaging (WLP) or 4.0mm x 4.0mm 19 FC2QFN


#### **Key Applications**

• USB PD 3.0 (PPS) Dynamically-Reconfigurable Processor (DRP) Applications
The highest output power from any existing ultrabook Universal Serial Bus (USB) Type-C® port is 15W, 5V, and 3A. The MAX77859 can enable USB PD output up to 30W, and it is PPS compliant, which can double the charging speed of any USB Type-C PD-compliant smartphone and peripherals. When implemented, a 15-minute quick recharge on the peripheral from the ultrabook can enable hours of operation to get through the day.

#### Simplified Application Diagram



#### **Pin Description**



Space-Constrained Applications USB-C® PD DRP design is complex and extremely limited in real estate, especially close to the port area. A buck-boost topology design is required to enable USB PD, but the solution size is the critical bottleneck. The MAX77859 is a fully integrated buckboost converter to help shrink the solution size by 80% plus compared to a discrete buck-boost solution with similar output power capability.

USB Type-C and USB-C are registered trademarks of USB Implementers Forum.

Ordering Information appears at end of data sheet

## **TABLE OF CONTENTS**

Product Highlights	1
Key Applications	1
Simplified Application Diagram	1
Pin Description	1
Absolute Maximum Ratings	6
Recommended Operating Conditions	6
Package Information	7
42 WLP	7
Electrical Characteristics	8
Electrical Characteristics – I <sup>2</sup> C Serial Interface	12
Typical Operating Characteristics	15
Pin Configurations	23
42 WLP	23
19 FC2QFN	24
Pin Descriptions	25
Functional Diagrams	26
Detailed Description	27
General Description	27
Start-Up	28
Soft-Start	28
Shutdown	29
Immediate Latch-Off Conditions	29
Output Active Discharge	29
Buck-Boost Regulator	29
Buck-Boost Control Scheme	29
SKIP Mode and Forced-PWM (FPWM) Mode	30
Output Voltage Configuration	31
Internal Feedback Resistor Configuration	31
External Feedback Resistor Configuration	31
Dynamic Voltage Scaling (DVS)	32
SEL Pin Configuration	33
Internal Compensation Options	33
Power-OK (POK) and Fault Status/Interrupts	34
Protection Features	35
Undervoltage Lockout (UVLO)	35
Switching Current Overcurrent Protection (SW OCP)	35
Output Current Overcurrent Protection (OUT OCP, MAX77859A Only)	36

## MAX77859

## 2.5V to 22V Input, 7.8A Switching Current High-Efficiency Buck-Boost Converter for USB-PD/PPS Applications

Thermal Shutdown (THS)	37
Detailed Description – I <sup>2</sup> C Serial Interface	
General Description	38
System Configuration	38
Bit Transfer	
START and STOP Conditions	
Acknowledge Bit	39
Target Address	40
Clock Stretching	40
General Call Address	40
Communication Speed	40
Communication Protocals	41
Writing to a Single Register	41
Writing to Sequential Registers	42
Reading from a Single Register	43
Reading from Sequential Registers	44
Engage in High-Speed	45
High-Speed Mode Extension	46
Register Map	47
Applications Information	53
Considerations for Low Output Voltage	53
Considerations for Selecting Switching Frequency	53
Software (I <sup>2</sup> C) Control	53
Non-I <sup>2</sup> C and Standalone Operation	53
Inductor Selection	54
Input Capacitor Selection	55
Output Capacitor Selection	55
Other Required Component Selection	55
PCB Layout Guidelines	56
Typical Application Circuits	57
Ordering Information	57

## **LIST OF FIGURES**

Figure 1. Start-Up Waveform	28
Figure 2. Buck-Boost H-Bridge Topology	
Figure 3. SKIP Mode Threshold and FPWM Mode Operation during DVS	
Figure 4. Connecting External Feedback Resistors to MAX77859	
Figure 5. Switching Current Overcurrent and Output Hard-Short Behavior	36
Figure 6. Connecting Output Current Sense Resistor (and with Low-Pass Filter) to MAX77859A	37
Figure 7. Functional Logic Diagram for the Communications Controller	38
Figure 8. I <sup>2</sup> C Bit Transfer	
Figure 9. START and STOP Conditions	
Figure 10. Acknowledge Bit	
Figure 11. Target Address Byte Example	
Figure 12. Writing to a Single Register	
Figure 13. Writing to Sequential Registers	
Figure 14. Reading from a Single Register	
Figure 15. Reading from Sequential Registers	
Figure 16. Engage in High-Speed Mode	
Figure 17. I <sup>2</sup> C Operating Mode State Diagram	
Figure 18. Connections for Standalone Operation	
Figure 19. PCB Layout Recommendation for 42 WLP Package with 5.48mm x 5.28mm Inductor	

## MAX77859

## 2.5V to 22V Input, 7.8A Switching Current High-Efficiency Buck-Boost Converter for USB-PD/PPS Applications

## LIST OF TABLES

Table 1.	Feedback Resistor Value Recommendations	32
Table 2.	MAX77859 R <sub>SEL</sub> Selection Table	33
Table 3.	POKB/INTB Pin Truth Table (POKBINTB = 0b0)	34
Table 4.	POKB/INTB Pin Truth Table (POKBINTB = 0b1)	34
Table 5.	MAX77859 Switching Current Limit Options	35
Table 6.	MAX77859 I <sup>2</sup> C Target Addresses	40
Table 7.	Inductor Recommendations	54
Table 8.	Other Component Selection Requirements	55

## **Absolute Maximum Ratings**

IN, LX1, LX2 to PGND	0.3V to +24.0V
OUT, FB, SRP, SRN to PGND	0.3V to +22.0V
BST1, BST2 to AGND	0.3V to +26.0V
BST1 to LX1, BST2 to LX2	0.3V to +2.2V
POKB/INTB, FPWM to AGND, PGND	0.3V to V <sub>IO</sub> +0.3V
SCL, SDA to AGND, PGND	0.3V to V <sub>IO</sub> +0.3V
V <sub>L</sub> , V <sub>IO</sub> , SEL, EN to AGND, PGND	0.3V to +2.0V

PGND to AGND	0.3V to +0.3V
Continuous Power Dissipation	
WLP Package (T <sub>A</sub> = +70°C, de	erate 23.2mW/°C above
+70°C (Note 1))	1856mW
Maximum Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Soldering Temperature (Reflow)	+260°C

0 0) / 4- + 0 0) /

**Note 1:** Package thermal measurements were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maximintegrated.com/thermal-tutorial">www.maximintegrated.com/thermal-tutorial</a>.

DOND 4- ACND

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


#### **Recommended Operating Conditions**

PARAMETER	SYMBOL	CONDITION	TYPICAL RANGE
Input Voltage Range	V <sub>IN</sub>		2.5V to 22V
Outsut Valtana Danas	Vour	Internal Feedback	3.2V to 16V
Output Voltage Range	V <sub>OUT</sub>	External Feedback	3V to 20V
Output Current Range	l <sub>OUT</sub>	For continuous operation at 6A, the junction temperature (T <sub>J</sub> ) is limited to +105°C. If the junction temperature is higher than 105°C, the expected lifetime at 6A continuous operation is derated.	0A to 6A
Junction Temperature Range	TJ		-40°C to +125°C
Ambient Temperature Range	T <sub>A</sub>		-40°C to +85°C

#### **Package Information**

#### **42 WLP**

Package Code	W422C3+1
Outline Number	<u>21-100632</u>
Land Pattern Number Refer to Application Note 1891	
Thermal Resistance, Four-Layer Board:	
Junction-to-Ambient (θ <sub>JA</sub> )	43.1°C/W



For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maximintegrated.com/thermal-tutorial">www.maximintegrated.com/thermal-tutorial</a>.

#### **Electrical Characteristics**

 $(V_{IN} = 7.6V, V_{OUT} = 5V, V_{VIO} = 1.8V, R_{SEL} = 536\Omega, Typicals are at T_A \approx T_J = +25^{\circ}C$ . Limits are 100% production tested at  $T_J = +25^{\circ}C$ . Limits over the operating temperature range  $(T_J = -40^{\circ}C \text{ to } +125^{\circ}C)$  and relevant voltage range are guaranteed by design and characterization, unless otherwise noted.)

characterization, unless ot	herwise noted.)	T		T			1	
PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS	
INPUT SUPPLY								
Input Voltage Range	V <sub>IN</sub>			2.5		22	V	
Input Undervoltage Lockout (UVLO)	V <sub>UVLO_R</sub>	V <sub>IN</sub> rising		2.3	2.4	2.5	V	
Input UVLO Hysteresis	V <sub>UVLO_HYS</sub>	V <sub>UVLO_R</sub> – V <sub>UVLO_</sub>	F		300		mV	
Shutdown Supply Current	I <sub>SHDN</sub>	EN = LOW, T <sub>J</sub> = -40	°C to +85°C		2	5.5	μA	
		EN = HIGH, R <sub>SEL</sub>	MAX77859B, FPWM = 0 (SKIP mode), T <sub>J</sub> = -40°C to +85°C		60	100	μA	
Quiescent Supply Current	ΙQ	= short to GND, no switching	MAX77859A, FPWM = 0 (SKIP mode)		300	500		
			FPWM = 1 (FPWM mode)		5		mA	
OUTPUT VOLTAGE								
Output Voltage	V <sub>OUT</sub>	Using internal feedb	ack resistors	3.2		16	V	
Regulation Range	V001	Using external feedback resistors		3.0	20	V		
		$V_{IN} = 2.5V \text{ to } 22V,$ $V_{OUT} = 3.2V \text{ to}$	FPWM = 0 (SKIP mode)	-1		+4.5		
Output Voltage Accuracy	V <sub>OUT_ACC</sub>	16V, I <sub>OUT</sub> = 0mA, using internal	FPWM = 1 (FPWM mode)	-2		+1.5	%	
FB Accuracy	V <sub>FB_ACC</sub>	V <sub>IN</sub> = 2.5V to 22V, VREF[9:0] = 0x0A0	to 0x320	-2		+1.5	%	
V <sub>L</sub> INTERNAL SUPPLY								
V <sub>L</sub> Regulator Voltage	$V_{VL}$			1.65	1.8	1.89	V	
V <sub>IO</sub> SUPPLY								
V <sub>IO</sub> Voltage Range	V <sub>VIO</sub>			1.08		2.0	V	
V <sub>IO</sub> Valid Threshold	V <sub>VIO_VALID_R</sub>	V <sub>IO</sub> Rising		0.965	1.02	1.08	V	
	V <sub>VIO_VALID_F</sub>	V <sub>IO</sub> Falling	V <sub>IO</sub> Falling		0.9	0.955	V	
V <sub>IO</sub> Bias Current	l <sub>VIO</sub>	No I <sup>2</sup> C interface (SDA and SCL unconnected)				2.0	μA	
		f <sub>SCL</sub> = f <sub>SDA</sub> = 1MHz			50			
ENABLE	T	T		T			T	
EN Input LOW Voltage	V <sub>EN_IL</sub>					0.4	V	
EN Input HIGH Voltage	V <sub>EN_IH</sub>			0.9			V	
EN Internal Pulldown Current	I <sub>EN_PD</sub>	EN = HIGH			0.1		μA	

 $(V_{IN} = 7.6V, V_{OUT} = 5V, V_{VIO} = 1.8V, R_{SEL} = 536\Omega, Typicals are at T_A \approx T_J = +25^{\circ}C$ . Limits are 100% production tested at  $T_J = +25^{\circ}C$ . Limits over the operating temperature range  $(T_J = -40^{\circ}C \text{ to } +125^{\circ}C)$  and relevant voltage range are guaranteed by design and characterization, unless otherwise noted.)

characterization, unless ot PARAMETER	SYMBOL	CONI	DITIONS	MIN	TYP	MAX	UNITS
POWER-OK	STINBOL	CON	DITIONS	IVIII		WAX	OMITO
POK Output LOW	1		1				I
Voltage	V <sub>POK_OL</sub>	I <sub>POK</sub> = 1mA	I <sub>POK</sub> = 1mA			0.3	V
POK Rising Threshold	V <sub>POK_R</sub>	V <sub>OUT</sub> rising, expres target V <sub>OUT</sub> voltage	sed as percentage of	90	93		%
POK Falling Threshold	V <sub>POK_</sub> F	V <sub>OUT</sub> falling, expres target V <sub>OUT</sub> voltage	ssed as percentage of		85		%
THERMAL PROTECTION	N						<u> </u>
Thermal Shutdown Threshold	T <sub>SHDN_R</sub>	T <sub>J</sub> rising ( <u>Note 2</u> )			150		°C
Thermal Shutdown Hysteresis	T <sub>SHDN_HYS</sub>	T <sub>SHDN_R</sub> - T <sub>SHDN_</sub>	F ( <u>Note 2</u> )		15		°C
BUCK-BOOST REGULA	TOR						•
Switching Frequency f <sub>SW</sub>			FREQ[1:0] = 00	1.10	1.20	1.30	
		I <sub>OUT</sub> = 0mA, FPWM = 1	FREQ[1:0] = 01 (default)	1.38	1.50	1.62	MHz
	(FPWM mode)	FREQ[1:0] = 10	1.66	1.80	1.94	1	
			FREQ[1:0] = 11	1.93	2.10	2.27	
Startup Delay Time	tSUDLY	( <u>Note 2</u> )			100		μs
Soft-Start Time	t <sub>SS</sub>	Measured from OUT start ramping to stop ramping during startup, $C_{OUT} = 44\mu\text{F, }I_{OUT} = 0\text{mA }(\underline{Note \ 2})$			1.7		ms
Soft-start Switching Current Limit	I <sub>LIM_SS</sub>	ILIM[2:0] = 100, 101, 110, or 111 (I <sub>LIM</sub> ≤ 3.8A)			I <sub>LIM</sub>		А
Soft-start Switching Current Limit	I <sub>LIM_SS</sub>	ILIM[2:0] = 000, 001, 010, or 011 (I <sub>LIM</sub> > 3.8A)			3.8		А
		ILIM[2:0] = 000 ( <u>No</u>	<u>te 2</u> )	6.63	7.80	8.97	
		ILIM[2:0] = 001 (I <sup>2</sup> C) with R <sub>SEL</sub> ) ( <i>Note 2</i>			6.80		
		ILIM[2:0] = 010 ( <u>Note 2</u> )		4.93	5.80	6.67	1
High Side Switching	l	ILIM[2:0] = 011 ( $I^2C$ ) with R <sub>SEL</sub> ) ( <i>Note 2</i>			4.80		
Current Limit	I <sub>LIM</sub>	ILIM[2:0] = 100 ( <i>Note 2</i> )		3.23	3.80	4.37	A
	ILIM[2:0] = 101 (I <sup>2</sup> C only, not available with R <sub>SEL</sub> ) ( <i>Note 2</i> )			2.80			
		ILIM[2:0] = 110 ( <u>No</u>	ILIM[2:0] = 110 ( <u>Note 2</u> )		2.00	2.30	
		ILIM[2:0] = 111 (I <sup>2</sup> C with R <sub>SEL</sub> ) ( <i>Note 2</i>		1.70	1.20		
V-II O	lung von	ILIM[2:0] = 000 or 0	01 ( <u>Note 2</u> )		3.8		_
Valley Current Limit	ILIM_VALLEY	ILIM[2:0] = 010 or 0	11 ( <u>Note 2</u> )		2.73		A
	1	1					1

 $(V_{IN} = 7.6V, V_{OUT} = 5V, V_{VIO} = 1.8V, R_{SEL} = 536\Omega, Typicals are at T_A \approx T_J = +25^{\circ}C$ . Limits are 100% production tested at  $T_J = +25^{\circ}C$ . Limits over the operating temperature range  $(T_J = -40^{\circ}C \text{ to } +125^{\circ}C)$  and relevant voltage range are guaranteed by design and characterization unless otherwise noted.)

characterization, unless oth PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS	
		ILIM[2:0] = 100 or 101 ( <u>Note 2</u> )			1.5			
		ILIM[2:0] = 110 or 111 ( <u>Note 2</u> )			0.35			
Skip Mode Switching Current Limit	I <sub>LIM_SKIP</sub>	FPWM = 0 (SKIP mode) ( <u>Note 2</u> )			1.2		Α	
			IOUTLIM[6:0] = 0x13, code clamped below this level		1			
Output Current Limit	I <sub>OUT_LIM</sub>	$R_{SENSE} = 10m\Omega$	IOUTLIM[6:0] = 0x3B, default value		3		Α	
			IOUTLIM[6:0] = 0x63, code clamped above this level		5			
Output Current Limit Range	I <sub>OUT_LIM</sub>	R <sub>SENSE</sub> = 10mΩ	IOUTLIM[6:0] = 0x13 to 0x63	1		5	Α	
Current Loop Regulation Voltage	V <sub>SR</sub>	Measured across SRP and SRN, $R_{SENSE} = 10m\Omega$ , IOUTLIM[6:0] = 0x3B (3A)		28		32	mV	
Line Regulation	ΔV/V <sub>IN</sub>	V <sub>IN</sub> = 2.5V to 22V, V <sub>OUT</sub> = 5V, I <sub>OUT</sub> = 0mA and 1A (Note 2)			±0.2		%/V	
Load Regulation	ΔV/V <sub>OUT</sub>	V <sub>IN</sub> ≥ 4V, V <sub>OUT</sub> = 5V, I <sub>OUT</sub> = 0mA to 3A (Note 2)			±0.6		%/A	
		VREF[9:0] = 0x0A0, this level	code clamped below		0.19531			
Internal Reference Voltage	$V_{REF}$	VREF[9:0] = 0x0FA,	default value		0.30518		V	
vollage		VREF[9:0] = 0x320, code clamped above this level			0.97656			
Internal Reference Voltage Programmable Range	V <sub>REF</sub>	VREF[9:0] = 0x0A0	to 0x320	0.19531		0.97656	٧	
			FREQ[1:0] = 00		3/2			
	eference DVS AVPER/At = 00 (default	SLEW_RATE[1:0] = 00 (default)	FREQ[1:0] = 01 or 10		1			
Internal Reference DVS Ramp Rate			FREQ[1:0] = 11		4/5		mV/μs	
		SLEW_RATE[1:0] = 01			1/2			
		SLEW_RATE[1:0] =	10		1/4			
		SLEW_RATE[1:0] =	11		1/8			
FB Input Leakage Current	I <sub>FB_LK</sub>			-1		+1	μΑ	
High Side MOSFET On Resistance	R <sub>DSON_HS</sub>	IN to LX1, LX2 to OI +85°C	$JT$ , $T_J = -40$ °C to		20	35	mΩ	

 $(V_{IN} = 7.6V, V_{OUT} = 5V, V_{VIO} = 1.8V, R_{SEL} = 536\Omega, Typicals$  are at  $T_A \approx T_J = +25^{\circ}C$ . Limits are 100% production tested at  $T_J = +25^{\circ}C$ . Limits over the operating temperature range  $(T_J = -40^{\circ}C$  to  $+125^{\circ}C)$  and relevant voltage range are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Low Side MOSFET On Resistance	R <sub>DSON_LS</sub>	LX1 to PGND, LX2 to PGND, $T_J = -40$ °C to +85°C		20	37	mΩ
Output Active Discharge Current	I <sub>DISCHG</sub>	EN = LOW or V <sub>IN</sub> < V <sub>UVLO_F</sub> , V <sub>OUT</sub> = 15V		5		mA

Note 2: Guaranteed by design. Not production tested.

Note 3: Characterized by ATE or Bench test, not production tested.

#### Electrical Characteristics - I<sup>2</sup>C Serial Interface

 $(V_{IN} = 7.6V, V_{OUT} = 5V, V_{VIO} = 1.8V, R_{SEL} = 536\Omega, Typicals$  are at  $T_A \approx T_J = +25^{\circ}C$ . Limits are 100% production tested at  $T_J = +25^{\circ}C$ . Limits over the operating temperature range  $(T_J = -40^{\circ}C$  to  $+125^{\circ}C)$  and relevant voltage range are guaranteed by design and characterization, unless otherwise noted.)

characterization, unless oth PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
I/O STAGE		1	<u> </u>			1
SCL, SDA Input HIGH Voltage	V <sub>IH</sub>		0.7 x V <sub>VIO</sub>			V
SCL, SDA Input LOW Voltage	V <sub>IL</sub>				0.3 x V <sub>VIO</sub>	V
SCL, SDA Input	V <sub>HYS</sub>	Fast mode/Fast-mode plus	0.05 x V <sub>VIO</sub>			V
Hysteresis	1110	High-speed mode	0.1 x V <sub>VIO</sub>			
SDA Output LOW Voltage	V <sub>OL</sub>	I <sub>SINK</sub> = 2mA (Fast mode/Fast-mode plus) or 3mA (High-speed mode)			0.2 x V <sub>VIO</sub>	V
SCL, SDA Input Capacitance	C <sub>I</sub>	( <u>Note 2</u> )			10	pF
SCL, SDA Input Leakage Current	$I_{LK}$		-10	0.001	+10	μА
TIMING (FAST MODE)						•
Clock Frequency	f <sub>SCL</sub>		0		400	kHz
Bus Free Time Between STOP and START Condition	t <sub>BUSF</sub>		1.3			μs
Hold Time (REPEATED) START Condition	<sup>t</sup> HD_START		0.6			μs
SCL LOW Period	t <sub>LOW</sub>		1.3			μs
SCL HIGH Period	tHIGH		0.6			μs
Setup Time REPEATED START Condition	t <sub>SU_START</sub>		0.6			μs
DATA Setup Time	T <sub>SU_DATA</sub>		100			ns
SCL, SDA Receiving Rise Time	t <sub>R_REV</sub>		20		300	ns
SCL, SDA Receiving Fall Time	<sup>t</sup> F_REV		20 x (V <sub>VIO</sub> / 5.5V)		300	ns
Setup Time for STOP Condition	t <sub>SU_STO</sub>		0.26			μs
Data Valid Time	t <sub>VD_DATA</sub>				900	ns
Data Valid Acknowledge Time	t <sub>VD_ACK</sub>				900	ns
Bus Capacitance	C <sub>B</sub>	( <u>Note 2</u> )			400	pF
Pulse Width of Suppressed Spikes	t <sub>SP</sub>				140	ns

 $(V_{IN} = 7.6V, V_{OUT} = 5V, V_{VIO} = 1.8V, R_{SEL} = 536\Omega, Typicals are at T_A \approx T_J = +25^{\circ}C$ . Limits are 100% production tested at  $T_J = +25^{\circ}C$ . Limits over the operating temperature range  $(T_J = -40^{\circ}C \text{ to } +125^{\circ}C)$  and relevant voltage range are guaranteed by design and characterization, unless otherwise noted.)

characterization, unless oth		I				I
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
TIMING (FAST-MODE PL						
Clock Frequency	f <sub>SCL</sub>		0		1000	kHz
Bus Free Time Between STOP and START Condition	<sup>t</sup> BUSF		0.5			μs
Hold Time (REPEATED) START Condition	<sup>t</sup> HD_START		0.26			μs
SCL LOW Period	t <sub>LOW</sub>		0.5			μs
SCL HIGH Period	<sup>t</sup> HIGH		0.26			μs
Setup Time REPEATED START Condition	<sup>t</sup> SU_START		0.26			μs
DATA Setup Time	T <sub>SU_DATA</sub>		50			ns
SCL, SDA Receiving Rise Time	t <sub>R_REV</sub>				120	ns
SCL, SDA Receiving Fall Time	t <sub>F_REV</sub>		20 x (V <sub>VIO</sub> / 5.5V)		120	ns
Setup Time for STOP condition	t <sub>SU_STO</sub>		0.26			μs
Data Valid Time	t <sub>VD_DATA</sub>				450	ns
Data Valid Acknowledge Time	t <sub>VD_ACK</sub>				450	ns
Bus Capacitance	C <sub>B</sub>	( <u>Note 2</u> )			550	pF
Pulse Width of Suppressed Spikes	t <sub>SP</sub>				140	ns
TIMING (HIGH-SPEED M	ODE, BUS CAP	ACITANCE = 100pF)				
Clock Frequency	f <sub>SCL</sub>				3.4	MHz
Hold Time (REPEATED) START Condition	t <sub>HD_START</sub>		160			ns
SCL LOW Period	t <sub>LOW</sub>		160			ns
SCL HIGH Period	tHIGH		60			ns
Setup Time REPEATED START Condition	tsu_start		160			ns
DATA Hold Time	tHD_DATA				95	ns
DATA Setup Time	T <sub>SU_DATA</sub>		10			ns
SCL, SDA Receiving Rise Time	t <sub>R_REV</sub>		10		50	ns
SCL, SDA Receiving Fall Time	t <sub>F_REV</sub>		10		50	ns

 $(V_{IN} = 7.6V, V_{OUT} = 5V, V_{VIO} = 1.8V, R_{SEL} = 536\Omega, Typicals are at T_A \approx T_J = +25^{\circ}C$ . Limits are 100% production tested at  $T_J = +25^{\circ}C$ . Limits over the operating temperature range  $(T_J = -40^{\circ}C \text{ to } +125^{\circ}C)$  and relevant voltage range are guaranteed by design and characterization, unless otherwise noted.)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Setup Time for STOP Condition	t <sub>SU_STO</sub>		160			ns
Bus Capacitance	C <sub>B</sub>	(Note 2)			100	pF
Pulse Width of Suppressed Spikes	t <sub>SP</sub>				30	ns

Note 2: Guaranteed by design. Not production tested.


Note 3: Characterized by ATE or Bench test, not production tested.


#### **Typical Operating Characteristics**


 $(V_{IN} = 7.6V, V_{OUT} = 5V, L = 1.5\mu H (Coilcraft XGL5020-152ME), C_{OUT} = 2x 22\mu F, FPWM = 0, ILIM[2:0] = 0x0 (7.8A), f_{SW} = 1.5MHz, internal feedback configuration, T<sub>A</sub> = +25°C, unless otherwise noted.$ **Note 4:**Measurement limited by switching current limit unless otherwise noted. Actual maximum output current depends on system thermal performance.)





 $(V_{IN} = 7.6V, V_{OUT} = 5V, L = 1.5\mu H (Coilcraft XGL5020-152ME), C_{OUT} = 2x 22\mu F, FPWM = 0, ILIM[2:0] = 0x0 (7.8A), f_{SW} = 1.5MHz, internal feedback configuration, <math>T_A = +25^{\circ}C$ , unless otherwise noted. **Note 4:** Measurement limited by switching current limit unless otherwise noted. Actual maximum output current depends on system thermal performance.)



















 $(V_{IN} = 7.6V, V_{OUT} = 5V, L = 1.5\mu H (Coilcraft XGL5020-152ME), C_{OUT} = 2x 22\mu F, FPWM = 0, ILIM[2:0] = 0x0 (7.8A), f_{SW} = 1.5MHz, internal feedback configuration, T<sub>A</sub> = +25°C, unless otherwise noted.$ **Note 4:**Measurement limited by switching current limit unless otherwise noted. Actual maximum output current depends on system thermal performance.)



















 $(V_{IN} = 7.6V, V_{OUT} = 5V, L = 1.5\mu H (Coilcraft XGL5020-152ME), C_{OUT} = 2x 22\mu F, FPWM = 0, ILIM[2:0] = 0x0 (7.8A), f_{SW} = 1.5MHz, internal feedback configuration, <math>T_A = +25^{\circ}C$ , unless otherwise noted. **Note 4:** Measurement limited by switching current limit unless otherwise noted. Actual maximum output current depends on system thermal performance.)

























 $(V_{IN} = 7.6V, V_{OUT} = 5V, L = 1.5\mu H \text{ (Coilcraft XGL5020-152ME)}, C_{OUT} = 2x 22\mu F, FPWM = 0, ILIM[2:0] = 0x0 (7.8A), f_{SW} = 1.5MHz, internal feedback configuration, <math>T_A = +25^{\circ}C$ , unless otherwise noted. **Note 4:** Measurement limited by switching current limit unless otherwise noted. Actual maximum output current depends on system thermal performance.)

























 $(V_{IN} = 7.6V, V_{OUT} = 5V, L = 1.5\mu H (Coilcraft XGL5020-152ME), C_{OUT} = 2x 22\mu F, FPWM = 0, ILIM[2:0] = 0x0 (7.8A), f_{SW} = 1.5MHz, internal feedback configuration, T<sub>A</sub> = +25°C, unless otherwise noted.$ **Note 4:**Measurement limited by switching current limit unless otherwise noted. Actual maximum output current depends on system thermal performance.)




























 $(V_{IN} = 7.6V, V_{OUT} = 5V, L = 1.5\mu H (Coilcraft XGL5020-152ME), C_{OUT} = 2x 22\mu F, FPWM = 0, ILIM[2:0] = 0x0 (7.8A), f_{SW} = 1.5MHz, internal feedback configuration, T<sub>A</sub> = +25°C, unless otherwise noted.$ **Note 4:**Measurement limited by switching current limit unless otherwise noted. Actual maximum output current depends on system thermal performance.)



















 $(V_{IN} = 7.6V, V_{OUT} = 5V, L = 1.5\mu H \text{ (Coilcraft XGL5020-152ME)}, C_{OUT} = 2x 22\mu F, FPWM = 0, ILIM[2:0] = 0x0 (7.8A), f_{SW} = 1.5MHz, internal feedback configuration, <math>T_A = +25^{\circ}C$ , unless otherwise noted. **Note 4:** Measurement limited by switching current limit unless otherwise noted. Actual maximum output current depends on system thermal performance.)
















## **Pin Configurations**

#### **42 WLP**



#### **19 FC2QFN**




## **Pin Descriptions**

PIN			FUNCTION	
42 WLP	19 FC2QFN	NAME	FUNCTION	Type
A1, B1, B2, B3	1	LX2	Buck-Boost Switching Node 2.	Power
B5, C1, C2, C3, C4, C5, D1, D2, D3, D4, D5, E5	2	PGND	Power Ground. Connect to AGND on the PCB. See the <u>PCB Layout</u> <u>Guidelines</u> section for more details.	Ground
E1, E2, E3, F1	3	LX1	Buck-Boost Switching Node 1.	Power
F5	4	BST1	LX1 High-Side FET Driver Supply. Connect a 25V 0.22µF ceramic capacitor between BST1 and LX1.	Power Input
E4, F2, F3, F4	5	IN	Buck-Boost Input. Bypass to PGND with two 35V 22µF ceramic capacitors as close as possible.	Power Input
C7	6	VL	Low-Voltage Internal Supply. Powered from IN. Bypass to AGND with a 10V 2.2µF ceramic capacitor. Do not load this pin externally except for usage stated in <u>Non-I<sup>2</sup>C and Standalone Operation</u> section.	Analog
D7	7	AGND	Analog Ground. Connect to PGND on the PCB. See the <u>PCB Layout</u> <u>Guidelines</u> section for more details.	Ground
F6	8	V <sub>IO</sub>	IO Voltage Supply. Bypass to AGND with a 6.3V 0.47μF ceramic capacitor. Registers are held in reset when this pin's voltage is invalid.	Power Input
E7	9	SCL	I <sup>2</sup> C Serial Interface Clock (High-Z in OFF State). Connect to $V_{IO}$ with a 1.5kΩ to 2.2kΩ pullup resistor.	Digital Input
F7	10	SDA	I <sup>2</sup> C Serial Interface Data (High-7 in OFF State). Connect to V <sub>IO</sub> with a 1.5kO	
E6	11	EN	Active-High Buck-Boost Enable Input. Compatible with the V <sub>IO</sub> voltage domain. Pull down internally with 0.1µA current source. See <u>Non-I<sup>2</sup>C and Standalone Operation</u> section for more information if the application desires to control EN with IN (i.e., start up MAX77859 whenever IN's voltage is valid.)	Digital Input
A6	12	POKB/INT B	Active-Low Open Drain Status/Interrupts Output. Connect to $V_{IO}$ with a $15k\Omega$ pullup resistor. See <u>Power-OK (POK) and Fault Status/Interrupts</u> section for more details. Do not connect to this pin if not in use.	Digital Output
D6	13	FPWM	Active-High Forced-PWM Mode Control Input.	Digital Input
C6	14	SEL	Configuration Selection. Connect a resistor between SEL and AGND. See <u>Table 2</u> for resistor values and configurations.	Analog
В6	15	SRN	Sense Resistor Negative Input. Connect to the negative terminal of the $10m\Omega$ sense resistor placed between output capacitors and load. Route SRN trace in parallel with SRP trace as short as possible and avoid noise source. When a sense resistor is not used, short to SRP pin.	Analog
В7	16	SRP	Sense Resistor Positive Input. Connect to the positive terminal of the $10m\Omega$ sense resistor placed between output capacitors and load. Route SRP trace in parallel with SRN trace as short as possible and avoid noise source. When a sense resistor is not used, short to SRN pin.	Analog

A7	17	FB	Using Internal Feedback Resistor: Output Voltage Sense Input. Connect to the output at the point-of-load (close to the output capacitor). Using External Feedback Resistors: Output Voltage Feedback Input. Connect to the center tap of an external resistor divider from OUT to AGND to set the output voltage. See the Output Voltage Configuration section for more details.	Analog
A2, A3,	18	OUT	Buck-Boost Output. Bypass to PGND with two 25V 22µF ceramic capacitors	Power
A4, B4	.0	001	as close as possible.	Output
A5	19	BST2	LX2 High-Side FET Driver Supply. Connect a 25V 0.22µF ceramic capacitor	Power
7.0	19	19 6512	between BST2 and LX2.	Input

## **Functional Diagrams**



#### **Detailed Description**

#### **General Description**

The MAX77859 is a high-efficiency, high-performance buck-boost converter targeted for systems requiring a wide input voltage range (2.5V to 22V). The IC can supply up to 6A of output current in buck mode and up to 4A in boost mode ( $V_{IN} = 3.7V$ ,  $V_{OUT} = 5V$ ). The IC allows systems to change the output voltage dynamically through I<sup>2</sup>C serial interface. MAX77859A features I<sup>2</sup>C-adjustable output current limit with resolutions of 50mA/step (with  $10m\Omega$  sense resistance) to support USB-C PPS requirements. MAX77859B is a non-PPS version and is optimized for low quiescent current. Systems equipped with MAX77859 can provide fast-charging peripheral devices with higher output voltage, minimizing power loss across cable/connector and reducing charging time.

The IC operates either in SKIP mode or in forced-PWM (FPWM) mode, depending on the operating conditions, to optimize efficiency. The default output voltage is 5V when using internal feedback resistors. The IC can also be configured to any default output voltages between 3V and 20V when using external feedback resistors. The output voltage is adjustable dynamically (DVS) between 3.2V and 16V in 20mV steps when using internal feedback resistors or between 3V to 20V when using external feedback resistors (with step-size dependent on the external feedback resistor ratio) by programming the internal reference voltage through I<sup>2</sup>C serial interface. See the <u>Output Voltage Configuration</u> section for more information.

MAX77859A features output current limit. Using a  $10m\Omega$  sense resistor, the output current limit threshold is adjustable dynamically between 1A and 5A in 50mA steps through I<sup>2</sup>C serial interface, with a 3A default value.

The SEL pin allows a single external resistor, R<sub>SFI</sub>, to connect to AGND to program the following:

- I<sup>2</sup>C Interface Target Address (4 options)
- Switching Current Limit Threshold (4 options)
- Feedback Resistor Selection (Internal or external)

The different I<sup>2</sup>C interface target addresses accommodate multiple devices in a system with a limited I<sup>2</sup>C bus. The different switching current limit thresholds allow the use of lower profiles and smaller external components optimized for a particular application. Using external feedback resistors allows for a wider output voltage range and customizable output voltages at startup. See the <u>SEL Pin Configuration</u> section for more information.

An optional I<sup>2</sup>C serial interface allows dynamic control of the following:

- Output Voltage (using Internal Reference Voltage)
- Slew Rate of Output Voltage Change (4 options)
- Output Current Limit Threshold (MAX77859A only)
- Switching Current Limit Threshold (8 options)
- Switching Frequency (4 options)
- Forced-PWM Mode Operation
- · Power-OK (POK) and Fault Status/Interrupts
- Internal Compensation

The different switching frequencies provide options to improve the EMI performance by avoiding EMI-sensitive frequency bands. The I<sup>2</sup>C-programmed settings have priority over the R<sub>SFI</sub>-decoded settings.

#### Start-Up




Figure 1. Start-Up Waveform

See <u>Figure 1</u> for the start-up behavior. When input voltage  $V_{IN}$  is above UVLO threshold  $V_{UVLO\_R}$  and EN pin is at logic HIGH, the IC starts by first turning on the internal bias circuitry ( $V_L$ ), which typically takes 100 $\mu$ s ( $t_{SUDLY}$ ) to settle. The IC then senses the SEL pin resistance to set the I<sup>2</sup>C interface target address, switching the current limit threshold and using internal or external feedback resistors. The  $R_{SEL}$  reading takes typically 200 $\mu$ s ( $t_{RSEL}$ ) to complete. See the <u>SEL Pin Configuration</u> section for more information. Next, the IC checks if the  $V_{IO}$  voltage is valid. If so, it activates the I<sup>2</sup>C interface and begins the buck-boost soft-start process (see <u>Soft-Start</u> section).

When EN toggles to logic HIGH, if the output active discharge is still active from a previous shutdown event, the IC waits for active discharge to finish before it initiates the startup sequence.

It is possible to use the internal regulator  $V_L$  to provide power to the  $V_{IO}$  pin or  $V_{IN}$  to control the EN pin. See <u>Non-I<sup>2</sup>C</u> and <u>Standalone Operation</u> section for more details.

#### **Soft-Start**

The MAX77859 features a soft-start to avoid a large amount of input current drawn from the system supply during startup. The default soft-start time ( $t_{SS}$ ) is 1.7ms typical. During soft-start, the internal reference voltage ( $t_{REF}$ ) slowly ramps up to the target value. The switching current limit threshold during soft-start is reduced to 3.8A if the  $t_{LIM}$  setting is set to be higher than such value (through  $t_{RSEL}$ ). If the  $t_{LIM}$  setting is set to be 3.8A or lower, then the same switching current limit threshold applies during soft-start. After the soft-start finishes, the normal switching current limit threshold applies.

#### Shutdown

Pull the EN pin to logic LOW to shut down the IC. In a shutdown event, the IC stops switching, resets all registers, and activates the output active discharge until the output voltage (V<sub>OUT</sub>) drops below about 2.5V (typical) or after 600ms, whichever occurs sooner.

#### **Immediate Latch-Off Conditions**

The IC has a latch-off feature to protect itself under certain fault conditions by shutting down the buck-boost regulator. Immediate Shutdown Conditions:

- IN UVLO:  $V_{IN}$  < Input UVLO Falling Threshold ( $V_{UVLO}$  F)
- V<sub>IO</sub> UVLO: V<sub>VIO</sub> < V<sub>IO</sub> Valid Falling Threshold (V<sub>VIO</sub> VALID F)

#### Latch-Off Conditions:

- Thermal Shutdown: T<sub>J</sub> > Thermal Shutdown Rising Threshold (T<sub>SHDN R</sub>) (See <u>Thermal Shutdown (THS)</u> section)
- HARDSHORT: I<sub>LIM</sub> Timer > 427µs (See <u>Switching Current Overcurrent Protection (SW OCP)</u> section)

The events in this category are associated with potentially hazardous system states. Under immediate shutdown conditions, the IC shuts down the buck-boost regulator output and the I<sup>2</sup>C serial communication bus and resets all registers, until the system recovers from these fault conditions. Under latch-off conditions, the IC shuts down the buck-boost regulator output only, while keeping the I<sup>2</sup>C serial communication bus active and preserving the state of the registers. To recover from latch-off, the fault condition must to be removed from the system, and a power-cycling EN pin or IN pin is required. Active discharge is engaged when the buck-boost regulator is shut down from all fault conditions except for thermal shutdown. See the *Output Active Discharge* section for more information.

#### **Output Active Discharge**

The IC includes an internal switch that provides a path to discharge the energy stored in the output capacitor to PGND. Output active discharge is activated whenever the buck-boost regulator is disabled (by a shutdown event or any conditions described in the *Immediate Latch-Off Conditions* section, except for thermal shutdown). The amount of discharge current is 5mA typical when V<sub>OUT</sub> is at 15V, and it decreases as V<sub>OUT</sub> decreases during the discharge. When the active discharge is enabled, the EN pin control signal is ignored. After V<sub>OUT</sub> has dropped below 2.5V (typical) or the 600ms timer has expired, whichever occurs sooner, active discharge is disabled. When the buck-boost regulator operates, the internal discharging switch is disconnected from the output.

#### **Buck-Boost Regulator**

The MAX77859 buck-boost regulator utilizes a four-switch H-bridge configuration and contains buck, boost, or 3-phase operating modes. This topology maintains output voltage regulation over the input voltage range. The buck-boost regulator is ideal in up to 4-cell Li-ion battery-powered applications, providing 3V to 20V of the output voltage range. High switching frequency and a unique control algorithm allow for the smallest solution size, low output noise, and the highest efficiency across a wide input voltage and output current range.

#### **Buck-Boost Control Scheme**

The buck-boost regulator operates using a fixed-frequency pulse-width modulated (PWM) control scheme with current-mode compensation. The buck-boost utilizes an H-bridge topology using a single inductor. The default switching frequency is 1.5MHz. The bitfield FREQ[1:0] sets the switching frequency. The different switching frequencies provide options to avoid EMI-sensitive frequency bands and improve EMI performance.

The H-bridge topology has three switching phases, as shown in *Figure 2*:

- Ф1 switch phase (HS1 = ON, LS2 = ON) stores energy in the inductor and ramps up inductor current at a rate proportional to input voltage divided by inductance: V<sub>IN</sub>/L.
- Φ2 switch phase (HS1 = ON, HS2 = ON) ramps inductor current up (in buck mode) or down (in boost mode) at a rate
  proportional to the differential voltage across the inductor: (V<sub>IN</sub> V<sub>OUT</sub>)/L
- Φ3 switch phase (LS1 = ON, HS2 = ON) releases energy from the inductor and ramps down inductor current at a rate proportional to output voltage divided by inductance: -V<sub>OUT</sub>/L.

Boost mode operation ( $V_{IN} < V_{OUT}$ ) utilizes  $\Phi 1$  and  $\Phi 2$  within a single clock period. See the representation of the inductor current waveform for boost mode operation in <u>Figure 2</u>. Buck mode operation ( $V_{IN} > V_{OUT}$ ) utilizes  $\Phi 2$  and  $\Phi 3$  within a single clock period. See the representation of the inductor current waveform for buck mode operation in <u>Figure 2</u>. 3-Phase mode operation ( $V_{IN} \approx V_{OUT}$ ) utilizes  $\Phi 1$ ,  $\Phi 2$ , and  $\Phi 3$  within single clock period. See the representation of the inductor current waveform for 3-phase mode operation in <u>Figure 2</u>.




Figure 2. Buck-Boost H-Bridge Topology

#### SKIP Mode and Forced-PWM (FPWM) Mode

The IC automatically enters SKIP mode operation at no load or light load conditions to improve efficiency. In SKIP mode, output voltage V<sub>OUT</sub> is regulated between the SKIP mode upper threshold (V<sub>SKIP\_UPPER</sub>) and lower threshold (V<sub>SKIP\_UPPER</sub>), which are typically 3% and 1% above the output voltage target (V<sub>TARGET</sub>), respectively. The IC automatically transitions from SKIP mode to PWM mode depending on the output load condition and input/output voltage ratio.

Another way to enable PWM mode operation is by asserting logic HIGH on the FPWM pin or by writing 1 to FPWM[0] bitfield through I<sup>2</sup>C serial interface. This forces PWM mode operation regardless of output load current. Forced-PWM (FPWM) mode benefits applications where the lowest output ripple is required, whereas SKIP mode helps maximize the buck-boost regulator's efficiency at light loads.

Regardless of the FPWM pin or FPWM[0] bitfield setting, the IC enters FPWM mode when  $V_{OUT}$  is changed to a different  $V_{TARGET}$  (DVS) to speed up the transition time. During DVS events transitioning from a higher  $V_{OUT}$  to a lower one, the IC enters FPWM mode when  $V_{OUT}$  falls below  $V_{SKIP\_LOWER}$  of the old  $V_{TARGET}$  and stays in FPWM mode until  $V_{OUT}$  falls below  $V_{SKIP\_UPPER}$  of the new  $V_{TARGET}$ . Then  $V_{OUT}$  naturally drops based on the output load condition until it falls to  $V_{SKIP\_LOWER}$ , where the SKIP mode switching cycle resumes. Figure 3 shows such an operation during DVS.




Figure 3. SKIP Mode Threshold and FPWM Mode Operation during DVS

#### **Output Voltage Configuration**

The IC supports a wide output voltage range between 3.2V and 16V when using internal feedback resistors and between 3.0V and 20V when using external feedback resistors. The use of internal feedback resistors provides the benefits of fewer external components and less overall solution size, while the use of external feedback resistors allows for a wider output voltage range and customizable output voltage V<sub>OUT</sub> at startup without using I<sup>2</sup>C serial interface. The selection between using internal or external feedback resistors is configurable by R<sub>SEL</sub>. See the <u>SEL Pin Configuration</u> section for more information.

#### Internal Feedback Resistor Configuration

When using internal feedback resistors, the  $V_{OUT}$  range is between 3.2V and 16V in 20mV steps. Default  $V_{OUT}$  is 5V ( $V_{REF}$  = 0.30518V). Use appropriate  $R_{SEL}$  value to configure the IC for using internal feedback resistors, and connect the FB pin directly to the OUT pin at the local output capacitor.

#### **External Feedback Resistor Configuration**

When using external feedback resistors, the  $V_{OUT}$  range is between 3.0V and 20V. The actual output voltage range and step size depending on the external feedback resistor ratio. Use appropriate  $R_{SEL}$  value to configure the IC for using external feedback resistors and connect a resistor divider between OUT, FB, and AGND, as shown in <u>Figure 4</u>. If  $V_{OUT}$  is 6V or below, it is also recommended to add a 10pF feedforward capacitor ( $C_{FF}$ ) in parallel with the top feedback resistor ( $R_{TOP}$ ). Choose  $R_{TOP}$  (from OUT to FB) between 150k $\Omega$  and 330k $\Omega$ . Resistors with 1% tolerance (or better) are highly recommended to keep the accuracy of  $V_{OUT}$ . Calculate the value of  $R_{BOT}$  (from FB to AGND) for a desired  $V_{OUT}$  within the operating range at startup with the following equation:

$$R_{BOT} = \frac{R_{TOP} \times V_{REF}}{V_{OUT} - V_{REF}}$$

where V<sub>REF</sub> is the default internal reference voltage.




Figure 4. Connecting External Feedback Resistors to MAX77859

With a default V<sub>REF</sub> of 0.30518V, <u>Table 1</u> lists the recommended external feedback resistor values (in the E192 series) for standard startup output voltages.

Table 1. Feedback Resistor Value Recommendations

DEFAULT V <sub>REF</sub> (V)	R <sub>TOP</sub> (kΩ)	R <sub>BOT</sub> (kΩ)	STARTUP V <sub>OUT</sub> (V)	PROGRAMMABLE V <sub>OUT</sub> RANGE (V)	V <sub>OUT</sub> STEP SIZE (mV)
	205	23.2	3	3.0 to 9.61	12
	162	16.5	3.3	3.0 to 10.56	13.2
	Internal Feed	back Resistors	5	3.2 to 16	20
0.30518	160	5.62	9	5.76 to 20	36
	182	4.75	12	7.68 to 20	48
	180	3.74	15	9.6 to 20	60
	330	5.11	20	12.81 to 20	80

#### **Dynamic Voltage Scaling (DVS)**

 $V_{OUT}$  is dynamically adjustable by programming  $V_{REF}$  through I<sup>2</sup>C serial interface. The bitfield VREF[9:0] sets the  $V_{REF}$  ranges between 0.19531V and 0.97656V in 1.22mV steps. When using internal feedback resistors,  $V_{OUT}$  ranges between 3.2V and 16V in 20mV steps, and it can be calculated with the following equation:

$$V_{OUT} = V_{REF} \times 16.4$$

When using external feedback resistors, the  $V_{OUT}$  range, and step size vary based on the external feedback resistor values. The  $V_{OUT}$  step size can be calculated with the following equation:

$$V_{OUT\_STEP} = \left(\frac{1.22mV}{R_{BOT}}\right) \times (R_{BOT} + R_{TOP})$$

To calculate the  $V_{OUT}$  range, use the following equation and plug in the minimum  $V_{REF}$  of 0.19531V and maximum  $V_{REF}$  of 0.97656V:

$$V_{OUT} = \left(\frac{V_{REF}}{R_{BOT}}\right) \times \left(R_{BOT} + R_{TOP}\right)$$

Do NOT set V<sub>OUT</sub> higher than the maximum output voltage of 20V or risk damaging the IC.

The bitfield VREF[9:0] is split into VREF\_U[1:0] and VREF\_L[7:0] in the register, in which VREF\_U[1:0] represents the upper 2 bits and VREF\_L[7:0] represents the lower 8 bits. After updating VREF[9:0], write 1 to DVS\_STR[0] bitfield to initiate DVS and apply the new VREF setting. This bit self-clears after DVS is done or if there is no change to VREF[9:0].

The bitfield SLEW\_RATE[1:0] sets the V<sub>REF</sub> DVS ramp rate ( $\Delta$ V<sub>REF</sub>/ $\Delta$ t) with a default value of 1mV/ $\mu$ s. The actual V<sub>OUT</sub> DVS ramp rate ( $\Delta$ V<sub>OUT</sub>/ $\Delta$ t) can be calculated from the V<sub>REF</sub> DVS ramp rate ( $\Delta$ V<sub>REF</sub>/ $\Delta$ t) using the above equations for external feedback resistors. For example, if using internal feedback resistors, the default  $\Delta$ V<sub>REF</sub>/ $\Delta$ t of 1mV/ $\mu$ s corresponds to the  $\Delta$ V<sub>OUT</sub>/ $\Delta$ t of 16.4mV/ $\mu$ s.

#### **SEL Pin Configuration**

The SEL pin allows a single resistor ( $R_{SEL}$ ) connecting the SEL pin to AGND to configure the high-side switching current limit threshold ( $I_{LIM}$ ),  $I^2C$  serial interface target address, and the use of internal or external feedback resistors. Resistors with 1% tolerance (or better) should be used for  $R_{SEL}$ . <u>Table 2</u> shows nominal  $R_{SEL}$  values with corresponding settings.

Table 2. MAX77859 R<sub>SEL</sub> Selection Table

R <sub>SEL</sub> (Ω)	FEEDBACK RESISTOR SELECTION	TYPICAL I <sub>LIM</sub> (A)	I <sup>2</sup> C TARGET ADDRESS (7-BIT)	R <sub>SEL</sub> (Ω)	FEEDBACK RESISTOR SELECTION	TYPICAL I <sub>LIM</sub> (A)	I <sup>2</sup> C TARGET ADDRESS (7-BIT)		
SHORT TO GND			110 0110 (0x66)	3740			110 0110 (0x66)		
200		7.8	110 0111 (0x67)	8060		7.8	110 0111 (0x67)		
309			110 1110 (0x6E)	12400			110 1110 (0x6E)		
422			110 1111 (0x6F)	16900			110 1111 (0x6F)		
536			110 0110 (0x66)	21500		5.8			110 0110 (0x66)
649		5.8	110 0111 (0x67)	26100			110 0111 (0x67)		
768	Internal		110 1110 (0x6E)	30900	External	5.8	110 1110 (0x6E)		
909	Feedback		110 1111 (0x6F)	36500	Feedback		110 1111 (0x6F)		
1050	Resistors		110 0110 (0x66)	42200	Resistors		110 0110 (0x66)		
1210		3.8	110 0111 (0x67)	48700		2.0	110 0111 (0x67)		
1400		3.0	110 1110 (0x6E)	56200		3.8	110 1110 (0x6E)		
1620			110 1111 (0x6F)	64900			110 1111 (0x6F)		
1870			110 0110 (0x66)	75000			110 0110 (0x66)		
2150		2.0	110 0111 (0x67)	86600		2.0	110 0111 (0x67)		
2490		2.0	110 1110 (0x6E)	100000		2.0	110 1110 (0x6E)		
2870			110 1111 (0x6F)	OPEN			110 1111 (0x6F)		

#### **Internal Compensation Options**

For designs looking to optimize its performance, COMP[2:0] bitfield for internal compensation adjustment is available through I<sup>2</sup>C serial interface. For those systems that do not utilize I<sup>2</sup>C serial interface, stability can still be optimized by adjusting output capacitance. In general, performance can be further optimized by lowering COMP[2:0] bitfield value or by adding additional output capacitance.

#### Power-OK (POK) and Fault Status/Interrupts

The IC features Power-OK (POK) comparator to monitor the regulation status of Buck-Boost output and fault status/interrupts to signal any hazardous states. The POK and fault status bits in register 0x10 (STATS) reflect the status of the IC in real-time, while the individual interrupt bit in register 0x11 (INT) is triggered and latched once the corresponding fault state occurs, and they are cleared on read.

The POK monitor continuously updates based on the actual  $V_{OUT}$  level while the buck-boost regulator is enabled. The POK bit is 0 when  $V_{OUT}$  falls below 85% (typical) of the target voltage, and it is 1 when  $V_{OUT}$  rises above 93% (typical) of the target voltage. During a soft-start or DVS event, the POK monitor update is temporarily disabled, and the POK bit holds the value before the soft-start or DVS event. POK monitor update resumes after soft-start or DVS finishes.

The IC includes several fault event monitors. Any of the following fault events asserts the corresponding bits in STATS and INT registers.

- HARDSHORT: See <u>Switching Current Overcurrent Protection (SW OCP)</u> section
- THS: See Thermal Shutdown (THS) section
- OCP: See <u>Switching Current Overcurrent Protection (SW OCP)</u> section

The fault interrupt bits can be masked off by writing 1 to the corresponding mask bitfield in register 0x12 (MASK). For example, when the THM\_M bitfield in the MASK register is 1, the THM\_I bitfield in the INT register will not be set when thermal shutdown even occurs.

The IC also features an active-low, open-drain POKB/INTB digital output pin. Connect POKB/INTB pin with a  $15k\Omega$  pullup resistor to  $V_{IO}$ . This pin can be configured as either a POK pin or a fault interrupt pin, selectable by POKBINTB[0] bit in register 0x14 (REG\_CONT2).

- POKBINTB[0] = 0: POK pin (POKB).
- POKBINTB[0] = 1: Fault interrupt pin (INTB).

When the pin is configured as a POK pin, the digital output signal on POKB/INTB pin is logical NOT of the POK bit in register 0x10 (STATS), i.e., the pin is logic LOW when  $V_{OUT}$  is above the POK threshold. <u>Table 3</u> shows the truth table of the POKB/INTB pin when the pin is configured as a POK pin.

Table 3. POKB/INTB Pin Truth Table (POKBINTB = 0b0)

V <sub>OUT</sub> CONDITION	POK BIT	POKB/INTB PIN
V <sub>OUT</sub> < POK threshold	0	HIGH
V <sub>OUT</sub> > POK threshold	1	LOW

When the pin is configured as fault interrupt pin, the signal on POKB/INTB pin is logical NOR of all unmasked bits in the register 0x11 (INT), i.e., the pin is logic LOW when there is an unmasked fault interrupt event. <u>Table 4</u> shows the truth table of POKB/INTB pin when the pin is configured as fault interrupt pin, with all interrupt bits unmasked (MASK = 0x00).

Table 4. POKB/INTB Pin Truth Table (POKBINTB = 0b1)

		•	
HARDSHORT	THS	ОСР	POKB/INTB PIN
0	0	0	HIGH
1	Х	X	LOW
Х	1	X	LOW
Х	Х	1	LOW

<sup>\*</sup>With all fault interrupt bits unmasked (MASK = 0x00)

# Protection Features Undervoltage Lockout (UVLO)

The IC's undervoltage lockout feature prevents operation in abnormal input conditions when input voltage  $V_{IN}$  falls below IN UVLO falling threshold ( $V_{UVLO\_F}$ ) or when  $V_{IO}$  voltage ( $V_{VIO}$ ) falls below  $V_{IO}$  valid falling threshold ( $V_{VIO\_VALID\_F}$ ). Regardless of EN pin status, the IC becomes disabled, and all registers reset until  $V_{IN}$  rises above IN UVLO rising threshold ( $V_{UVLO\_R}$ ) and  $V_{IO}$  rises above  $V_{IO}$  valid rising threshold ( $V_{VIO\_VALID\_R}$ ).

#### **Switching Current Overcurrent Protection (SW OCP)**

The IC features a robust switching current limit scheme that protects the IC and inductor during overload and fast transient conditions. The switching current sensing circuit takes current information from the high-side MOSFETs to determine the peak switching current (RDS(ON) x IL).

The IC provides eight different cycle-by-cycle switching current limit thresholds ( $I_{LIM}$ ) for the high-side MOSFET to support different output current levels. The bitfield ILIM[2:0] or  $R_{SEL}$  resistor value sets the  $I_{LIM}$ . Note that while all eight options are programmable through  $I^2C$  serial interface, only four options are selectable through  $R_{SEL}$ . When the  $I_{LIM}$  setting from  $I^2C$  serial interface and the one from  $R_{SEL}$  differ, the  $I^2C$  setting has priority over  $R_{SEL}$ .

When the inductor current ( $I_L$ ) reaches the programmed peak current limit level ( $I_{LIM}$ ), the IC enters the OCP state and sets OCP[0] status bit. The inductor charging phase terminates, and the discharging phase ( $\Phi$ 3) begins for the rest of the switching period. The charging phase begins again at the next clock cycle. OCP[0] status bit self-clears when the inductor current is no longer reaching  $I_{LIM}$ .

If  $V_{OUT}$  drops below 70% of the target, then the IC enters a HARD-SHORT state and sets HARDSHORT[0] status bit. Similar to the OCP state, the inductor charging phase terminates, and the discharging phase ( $\Phi$ 3) begins. But unlike the OCP state, the discharging phase does not terminate until the inductor current has dropped below the valley current limit threshold ( $I_{LIM\_VALLEY}$ ), and then the inductor charging phase follows. As a result, the effective switching frequency in the HARD-SHORT state differs from the normal switching frequency set in FREQ[1:0] register bitfield. See  $\underline{\textit{Table 5}}$  for available  $I_{LIM}$  options and their corresponding  $I_{LIM\_VALLEY}$  values. HARDSHORT[0] status bit self-clears when  $V_{OUT}$  is no longer below 70% of the target.

Table 5. MAX77859 Switching Current Limit Options

ILIM[2:0] BITFIELD VALUE	PEAK CURRENT LIMIT (I <sub>LIM</sub> )	VALLEY CURRENT LIMIT (ILIM_VALLEY)	SOFT-START CURRENT LIMIT (I <sub>LIM_SS</sub> )	SKIP MODE CURRENT LIMIT (I <sub>LIM_SKIP</sub> )
000 (0x0)	7.8A	3.8A		
001 (0x1)	6.8A	3.6A		
010 (0x2)	5.8A	2.73A	3.8A	
011 (0x3)	4.8A			1.2A
100 (0x4)	3.8A	1.50		1.2A
101 (0x5)	2.8A	1.5A	2.8A	
110 (0x6)	2.0A	0.254	2.0A	
111 (0x7)	1.2A	0.35A	1.2A	

The IC also includes a 210µs hard-short timer to latch off the buck-boost regulator in the HARD-SHORT state. When this timer expires after 210µs (e.g., when V<sub>OUT</sub> has dropped below the 70% of target continuously for 210µs), the IC latches off the buck-boost regulator and sets OCP\_I[0], and HARDSHORT\_I[0] interrupt bits. <u>Figure 5</u> depicts the behavior during OCP and HARD-SHORT states. See the <u>Immediate Latch-Off Conditions</u> section for information about latch-off. The timer resets if the hard-short event recovers before the latch-off.




Figure 5. Switching Current Overcurrent and Output Hard-Short Behavior

#### **Output Current Overcurrent Protection (OUT OCP, MAX77859A Only)**

MAX77859A features adjustable output current limit through  $I^2C$  serial interface. The IC senses the output current through an external sense resistor ( $10m\Omega$  recommended). Connect the IC side of the current sense resistor directly to the SRP pin and the load side of the current sense resistor to the SRN pin. A low-pass filter can be added to the sense network to improve accuracy in boost mode and buck-boost mode operation. <u>Figure 6</u> shows the sense resistor's connection to the IC.

When the output current reaches the programmed threshold level, the regulator disables high-side MOSFETs and discharges the inductor through low-side MOSFETs. As a result, the output current is clamped at the I<sub>OUT\_LIM</sub> level. I<sub>OUT\_LIM</sub> level can be adjusted by programming IOUTLIM[6:0] bitfield. Available output current limit (I<sub>OUT\_LIM</sub>) options range from 1A to 5A with 50mA resolution, with a default value at 3A for a 10mΩ current sense resistor. See <u>Register Map</u> for more information.




Figure 6. Connecting Output Current Sense Resistor (and with Low-Pass Filter) to MAX77859A

#### Thermal Shutdown (THS)

The IC contains an internal thermal protection circuit that monitors die temperature. The IC enters thermal shutdown (THS) when junction temperature ( $T_J$ ) exceeds the thermal shutdown rising threshold ( $T_{SHDN\_R}$ , 150°C typical). In THS, the IC is latched off and THS[0] status, and THS\_I[0] interrupt bits are set. Unlike other latch-off events, output active discharge is not activated. THS[0] status bit self-clears when the temperature falls below thermal shutdown hysteresis ( $T_{SHDN\_HYS}$ , 15°C typical). Power cycling EN pin or IN pin is required for Buck-Boost output to recover from thermal shutdown. See the Immediate Latch-Off Conditions section for more information.

# **Detailed Description – I<sup>2</sup>C Serial Interface**

### **General Description**

The I<sup>2</sup>C-compatible 2-wire serial interface is used for setting output voltage and other functions. See <u>Register Map</u> for available settings.

The I<sup>2</sup>C serial bus consists of a bidirectional serial-data line (SDA) and a serial clock (SCL). I<sup>2</sup>C is an open-drain bus. SDA and SCL require pullup resistors ( $500\Omega$  or greater). Optional  $24\Omega$  resistors in series with SDA and SCL help protect the device inputs from high voltage spikes on the bus lines. Series resistors also minimize crosstalk and undershoot on bus lines.

### **System Configuration**

The I<sup>2</sup>C bus is a multi-controller bus. The maximum number of devices that can be attached to the bus is only limited by bus capacitance.




Figure 7. Functional Logic Diagram for the Communications Controller

<u>Figure 7</u> shows an example of a typical I<sup>2</sup>C bus system. A device on the I<sup>2</sup>C bus that sends data to the bus is called a "transmitter." A device that receives data from the bus is called a "receiver." A device that initiates a data transfer and generates SCL clock signals to control the data transfer is called a "controller." Any device being addressed by the controller is called a "target". The MAX77859 is a target on the I<sup>2</sup>C bus and can be both a transmitter and a receiver.

#### **Bit Transfer**

One data bit is transferred for each SCL clock cycle. The data on the SDA must remain stable during the HIGH portion of the SCL clock pulse. Changes in the SDA, while the SCL is HIGH, are control signals (START and STOP conditions).




Figure 8. I<sup>2</sup>C Bit Transfer

#### **START and STOP Conditions**

When the I<sup>2</sup>C serial interface is inactive, the SDA and SCL idle HIGH. A controller device initiates communication by issuing a START condition (S). A START condition (S) is a HIGH-to-LOW transition on the SDA while, the SCL is HIGH. A STOP condition (P) is a LOW-to-HIGH transition on the SDA while, the SCL is HIGH.




Figure 9. START and STOP Conditions

A START condition (S) from the controller device signals the beginning of a transmission. The controller terminates transmission by issuing a NOT-ACKNOWLEDGE (nA) followed by a STOP condition (P).

A STOP condition (P) frees the bus. To issue a series of commands to the target, the controller can issue REPEATED START (Sr) commands instead of a STOP condition (P) to maintain control of the bus. Generally, a REPEATED START (Sr) command is functionally equivalent to a regular START condition (S).

When a STOP condition (P) or incorrect address is detected, the MAX77859 internally disconnects the SCL from the I<sup>2</sup>C serial interface until the next START condition (S), minimizing digital noise and feed-through.

### **Acknowledge Bit**

Both the I<sup>2</sup>C bus controller device and target devices generate acknowledge bits when receiving data. The acknowledge bit is the last bit of each nine-bit data packet. To generate an ACKNOWLEDGE (A), the receiving device must pull the SDA low before the rising edge of the acknowledge-related clock pulse (ninth pulse) and keep it LOW during the HIGH portion of the clock pulse. To generate a NOT-ACKNOWLEDGE (nA), the receiving device allows the SDA to be pulled HIGH before the rising edge of the acknowledge-related clock pulse and leaves it HIGH during the HIGH portion of the clock pulse.

Monitoring the acknowledged bits allows for the detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or has a system fault. In case of an unsuccessful data transfer, the bus controller should reattempt communication later.




Figure 10. Acknowledge Bit

### **Target Address**

<u>Table 6</u> shows the available I<sup>2</sup>C target addresses of the MAX77859. The MAX77859 supports up to four different target addresses through R<sub>SEL</sub> programming for when multiple devices in the same I<sup>2</sup>C bus line need to be used or when there is a conflict between the target addresses in the system. See <u>Table 2</u> for available R<sub>SEL</sub> values and the corresponding I<sup>2</sup>C target addresses.

Table 6. MAX77859 I<sup>2</sup>C Target Addresses

7-BIT TARGET ADDRESS	8-BIT WRITE ADDRESS	8-BIT READ ADDRESS
110 0110 (0x66)	1100 1100 (0xCC)	1100 1101 (0xCD)
110 0111 (0x67)	1100 1110 (0xCE)	1100 1111 (0xCF)
110 1110 (0x6E)	1101 1100 (0xDC)	1101 1101 (0xDD)
110 1111 (0x6F)	1101 1110 (0xDE)	1101 1111 (0xDF)

Figure 11 shows the 7-bit target address at 0x66.




Figure 11. Target Address Byte Example

#### Clock Stretching

In general, the clock signal generation for the I<sup>2</sup>C bus is the responsibility of the controller device. The I<sup>2</sup>C specification allows slow target devices to alter the clock signal by holding down the clock line. The process in which a target device holds down the clock line is typically called clock stretching. The MAX77859 does not use any form of clock stretching to hold down the clock line.

#### **General Call Address**

The MAX77859 does not implement the I<sup>2</sup>C specification "General Call Address." The MAX77859 does not issue an ACKNOWLEDGE (A) if it detects the "General Call Address" (0000 0000).

#### **Communication Speed**

The MAX77859 supports the following communication speeds outlined in the I<sup>2</sup>C revision 3.0 specification:

- 0Hz to 100kHz (standard mode)
- 0Hz to 400kHz (fast mode)
- 0Hz to 1MHz (fast mode plus)
- 0Hz to 3.4MHz (high-speed mode)

Operating in standard mode, fast mode, and fast mode plus does not require any special protocols. The main consideration when changing the bus speed through this range is the combination of the bus capacitance and pull-up resistors. Higher time constants created by the bus capacitance and pullup resistance (C x R) slow the bus operation. Therefore, when increasing the bus speed, the pull-up resistance must be decreased to maintain a reasonable time constant. Refer to the *Pull-up Resistor Sizing* section of the I<sup>2</sup>C revision 3.0 specification for detailed guidance on the pull-up resistor selection. In general, for a bus capacitance of 200pF, a 100kHz bus needs  $5.6k\Omega$  pullup resistors, a

400kHz bus needs about  $1.5k\Omega$  pullup resistors, and a 1MHz bus needs  $680\Omega$  pullup resistors. Note that the pullup resistor dissipates power when the open-drain bus is low. The lower the value of the pull-up resistor, the higher the power dissipation (V<sup>2</sup>/R).

Operating in high-speed mode requires some special considerations. For the complete list of considerations, refer to the I<sup>2</sup>C revision 3.0 specification. The major considerations for the MAX77859 are as follows:

- Controller device shall use current source pullups to shorten the signal rise times.
- Target device must use different set of input filters on its SDA and SCL lines to accommodate for the higher bus speed.
- The communication protocols need to utilize the high-speed controller code.

At power-up and after each STOP condition (P), the MAX77859 inputs filters that are set for standard mode, fast mode, or fast mode plus (i.e., 0Hz to 1MHz). To switch the input filters for high-speed mode, use the protocol described in Engage in High-Speed Mode section.

#### **Communication Protocals**

The MAX77859 supports both writing to and reading from its registers.

### Writing to a Single Register

<u>Figure 12</u> shows the protocol for writing to a single register. This protocol is the same as the "Write Byte" protocol in the SMBus specification.

The "Write Byte" protocol is as follows:

- 1. The controller sends a START condition (S).
- 2. The controller sends the 7-bit target address followed by a write bit  $(R/\overline{W} = 0)$ .
- 3. The addressed target asserts an ACKNOWLEDGE (A) by pulling the SDA LOW.
- 4. The controller sends an 8-bit register pointer.
- 5. The addressed target acknowledges the register pointer.
- 6. The controller sends a data byte.
- 7. The addressed target acknowledges the data byte. At the rising edge of the SCL, the data byte is loaded into its target register, and the data becomes active.
- 8. The controller sends a STOP condition (P) or a REPEATED START condition (Sr). Issuing a STOP condition (P) ensures that the bus input filters are set for 1MHz or slower operation. Issuing a REPEATED START condition (Sr) leaves the bus input filters in their current state.




Figure 12. Writing to a Single Register

#### Writing to Sequential Registers

<u>Figure 13</u> shows the protocol for writing to sequential registers. This protocol is similar to the "Write Byte" protocol, except the controller device continues to write after the target device receives the first byte of data. When the controller is done writing data, it issues a STOP condition (P) or REPEATED START condition (Sr).

The "Writing to Sequential Registers" protocol is as follows:

- 1. The controller sends a START condition (S).
- 2. The controller sends the 7-bit target address followed by a write bit  $(R/\overline{W} = 0)$ .
- 3. The addressed target asserts an ACKNOWLEDGE (A) by pulling the SDA LOW.
- 4. The controller sends an 8-bit register pointer.
- 5. The addressed target acknowledges the register pointer.
- 6. The controller sends a data byte.
- 7. The addressed target acknowledges the data byte. At the rising edge of the SCL, the data byte is loaded into its target register, and the data becomes active.
- 8. Steps 6 to 7 are repeated as often as the controller requires.
- 9. During the last acknowledge-related clock pulse, the target issues an ACKNOWLEDGE (A).
- 10. The controller sends a STOP condition (P) or a REPEATED START condition (Sr). Issuing a STOP condition (P) ensures that the bus input filters are set for 1MHz or slower operation. Issuing a REPEATED START condition (Sr) leaves the bus input filters in their current state.




Figure 13. Writing to Sequential Registers

### Reading from a Single Register

<u>Figure 14</u> shows the protocol for reading from a single register. This protocol is identical to the "Read Byte" protocol in the SMBus specification.

The "Read Byte" protocol is as follows:

- 1. The controller sends a START condition (S).
- 2. The controller sends the 7-bit target address followed by a write bit  $(R/\overline{W} = 0)$ .
- 3. The addressed target asserts an ACKNOWLEDGE (A) by pulling the SDA LOW.
- 4. The controller sends an 8-bit register pointer.
- 5. The addressed target acknowledges the register pointer.
- 6. The controller sends a REPEATED START command (Sr).
- 7. The controller sends the 7-bit target address followed by a read bit  $(R/\overline{W} = 1)$ .
- 8. The addressed target asserts an ACKNOWLEDGE (A) by pulling SDA LOW
- 9. The addressed target places 8 bits of data from the location specified by the register pointer on the bus.
- 10. The controller issues a NOT-ACKNOWLEDGE (nA).

11. The controller sends a STOP condition (P) or a REPEATED START condition (Sr). Issuing a STOP condition (P) ensures that the bus input filters are set for 1MHz or slower operation. Issuing a REPEATED START condition (Sr) leaves the bus input filters in their current state.




Figure 14. Reading from a Single Register

#### **Reading from Sequential Registers**

<u>Figure 15</u> shows the protocol for reading from sequential registers. This protocol is similar to the "Read Byte" protocol, except the controller device issues an ACKNOWLEDGE (A) to signal that the target device wants more data. When the controller device has all the required data, it issues a NOT-ACKNOWLEDGE (nA) and a STOP condition (P) to end the transmission.

The "Continuous Read from Sequential Registers" protocol is as follows:

- 1. The controller sends a START condition (S).
- 2. The controller sends the 7-bit target address followed by a write bit  $(R/\overline{W} = 0)$ .
- 3. The addressed target asserts an ACKNOWLEDGE (A) by pulling the SDA LOW.
- 4. The controller sends an 8-bit register pointer.
- 5. The addressed target acknowledges the register pointer.
- 6. The controller sends a REPEATED START command (Sr).
- 7. The controller sends the 7-bit target address followed by a read bit  $(R/\overline{W} = 1)$ .
- 8. The addressed target asserts an ACKNOWLEDGE (A) by pulling the SDA LOW.
- 9. The addressed target places 8 bits of data from the location specified by the register pointer on the bus.
- 10. The controller issues an ACKNOWLEDGE (A), signaling the target that it wishes to receive more data.
- 11. Step 9 to step 10 are repeated as often as the controller requires. Following the last byte of data, the controller must issue a NOT-ACKNOWLEDGE (nA) to signal that it wishes to stop receiving data.
- 12. The controller sends a STOP condition (P) or a REPEATED START condition (Sr). Issuing a STOP condition (P) ensures that the bus input filters are set for 1MHz or slower operation. Issuing a REPEATED START condition (Sr) leaves the bus input filters in their current state.




Figure 15. Reading from Sequential Registers

#### **Engage in High-Speed**

<u>Figure 16</u> shows the protocol for engaging in high-speed mode operation, which allows the bus to operate at speeds up to 3.4MHz.

The protocol to engage in high-speed mode is as follows:

- 1. Begin the protocol while operating at a bus speed of 1MHz or lower.
- 2. The controller sends a START condition (S).
- 3. The controller sends the 8-bit controller code 0000 1xx0, where 'xx' are don't care bits.
- 4. The addressed target issues a NOT-ACKNOWLEDGE (nA).
- 5. The controller can now increase its bus speed up to 3.4MHz and issue any read/write operation.

The controller can continue to issue high-speed read/write operations until a STOP condition (P) is issued. Issuing a STOP condition (P) ensures that the bus input filters are set for 1MHz or slower operation.




Figure 16. Engage in High-Speed Mode

### **High-Speed Mode Extension**

The MAX77859 supports the high-speed mode extension feature. This feature keeps the IC in high-speed mode operation even after receiving a STOP condition (P). This eliminates the need for the controller device to re-issue the command for engaging in high-speed mode when the controller device wants to stay in the high-speed mode for multiple read/write cycles.

<u>Figure 17</u> shows the I<sup>2</sup>C mode transition state diagram. Write 1 to the HS\_EXT[0] bitfield to enable the high-speed mode extension when the MAX77859 is in low-speed mode. Enabling the high-speed mode extension when the MAX77859 is in high-speed mode is not supported.




Figure 17. I<sup>2</sup>C Operating Mode State Diagram

# **Register Map**

## **User Registers**

Registers reset when shut down.

		l	ı	1		1			
ADDRESS	NAME	MSB							LSB
User Regist	User Registers								
0x10	STATS[7:0]		RSVD[2:0]		POK	RSVD	HARDSHORT	THS	ОСР
0x11	INT[7:0]		RSVD[3:0] RSVD			RSVD	HARDSHORT_I	THS_I	OCP_I
0x12	MASK[7:0]		RSVD[3:0] RSVD			HARDSHORT_M	THS_M	OCP_M	
0x13	REG_CONT1[7:0]		COMP[2:0]		FRE	Q[1:0]	IL	IM[2:0]	
0x14	REG CONT2[7:0]		RSVI	D[3:0]		POKBINTB	FPWM	SLEW_R	ATE[1:0]
0x15	REG CONT3[7:0]			RSVD[4:0]			DVS_STR	VREF_	_U[1:0]
0x16	REG_CONT4[7:0]	VREF_L[7:0]							
0x17	REG CONT5[7:0]	RSVD IOUTLIM[6:0]							
0x18	<u>I<sup>2</sup>C CNFG[7:0]</u>				RSVD[	[6:0]			HS_EXT

## **Register Details**

## **STATS (0x10)**

POK and Fault Status Register

BIT	7	6	5	4	3	2	1	0
Field	RSVD[2:0]			РОК	RSVD	HARDSHORT	THS	OCP
Reset		0ь000		0b0	0b0	0b0	0b0	0b0
Access Type	Read Only			Read Only				

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7:5	Reserved. Reads back 0.	N/A
РОК	4	Power-OK Status	O: Output voltage is below POK threshold 1: Output voltage is above POK threshold  This status bit indicate instantaneous value.
DCVD	2	Decembed	
RSVD	3	Reserved	N/A

BITFIELD	BITS	DESCRIPTION	DECODE
HARDSHORT	2	Ouput Hard Short Status	O: Output voltage is above hard short threshold     Output voltage is below hard short threshold
			This status bit indicates instantaneous value.
THS	1	Thermal Shutdown Status	Die temperature is below thermal shutdown threshold     Die temperature is above thermal shutdown threshold
			This status bit indicates instantaneous value.
OCP	0	Overcurrent Protection Status	Switching current is below switching current limit     Switching current is triggering switching current limit
			This status bit indicates instantaneous value.

## INT (0x11)

## Fault Interrupt Register

BIT	7	6	5	4	3	2	1	0
Field		RSVI	D[3:0]		RSVD	HARDSHORT_I	THS_I	OCP_I
Reset		0b0	000		0b0	0b0	0b0	0b0
Access Type		Read	l Only		Read Clears All	Read Clears All	Read Clears All	Read Clears All

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7:4	Reserved. Reads back 0.	N/A
RSVD	3	Reserved	N/A
HARDSHORT_I	2	Ouput Hard Short Interrupt	O: Device has NOT latched off due to output hard short 1: Device has latched off due to output hard short  Output hard short
			This bit latches once triggered. Interrupt clears after read.
THS_I	1	Thermal Shutdown Interrupt	Device has NOT latched off due to thermal shutdown     Device has latched off due to thermal shutdown
			This bit latches once triggered. Interrupt clears after read.
OCP_I	0	Overcurrent Protection Interrupt	Device has NOT latched off due to overcurrent     Device has latched off due to overcurrent
			This bit latches once triggered. Interrupt clears after read.

## MASK (0x12)

Fault Interrupt Mask Register

BIT	7	6	5	4	3	2	1	0
Field		RSVI	D[3:0]		RSVD	HARDSHORT_M	THS_M	OCP_M
Reset		060	0000		0b0	0b0	0b0	0b0
Access Type		Write	, Read		Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE	
RSVD	7:4	Reserved	N/A	
RSVD	3	Reserved	N/A	
HARDSHORT_M	2	Ouput Hard Short Interrupt Mask	O: Ouput hard short interrupt is NOT masked (default) 1: Ouput hard short interrupt is masked	
THS_M	1	Thermal Shutdown Interrupt Mask	Thermal shutdown interrupt is NOT masked (default)     Thermal shutdown interrupt is masked	
OCP_M	0	Overcurrent Protection Interrupt Mask	O: Overcurrent protection interrupt is NOT masked (default)     Overcurrent protection interrupt is masked	

## REG\_CONT1 (0x13)

## Control Register 1

BIT	7	6	5	4	3	2	1	0
Field	COMP[2:0]		FREQ[1:0]		ILIM[2:0]			
Reset	0b010			0b010 0b10 0l			0b000	
Access Type	Write, Read		Write, Read			Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
СОМР	7:5	Internal Compensation $R_{\mathbb C}$ Option (Bandwidth)	$000: R_C = 30k\Omega, Buck mode \\ R_C = 20k\Omega, Boost mode \\ 001: R_C = 45k\Omega, Buck mode \\ R_C = 30k\Omega, Boost mode \\ 010: R_C = 60k\Omega, Buck mode \\ R_C = 45k\Omega, Boost mode (Default) \\ 011: R_C = 70k\Omega, Buck mode \\ R_C = 50k\Omega, Boost mode \\ R_C = 50k\Omega, Boost mode \\ 100: R_C = 80k\Omega, Buck mode \\ R_C = 55k\Omega, Boost mode \\ 101: R_C = 90k\Omega, Buck mode \\ R_C = 60k\Omega, Boost mode \\ 110: R_C = 110k\Omega, Buck mode \\ R_C = 75k\Omega, Boost mode \\ 111: R_C = 150k\Omega, Buck mode \\ R_C = 150k\Omega, Buck mode \\ R_C = 100k\Omega, Buck mode \\ R_C = 100k\Omega, Boost mode \\ R_C = 100k\Omega, Boost mode \\ R_C = 100k\Omega, Boost mode $
FREQ	4:3	Switching Frequency	00: 1.2MHz 01: 1.5MHz (Default) 10: 1.8MHz 11: 2.1MHz

BITFIELD	BITS	DESCRIPTION	DECODE
ILIM	2:0	High-Side Switching Current Limit	000: 7.8A 001: 6.8A 010: 5.8A 011: 4.8A 100: 3.8A 101: 2.8A 110: 2.0A 111: 1.2A

## REG CONT2 (0x14)

## Control Register 2

BIT	7	6	5	4	3	2	1	0
Field	RSVD[3:0]				POKBINTB	FPWM	SLEW_RATE[1:0]	
Reset		0ь0000				0b0	0x	00
Access Type		Write, Read			Write, Read	Write, Read	Write,	Read

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7:4	Reserved	N/A
POKBINTB	3	POKB/INTB Pin Configuration	0: The POKB/INTB pin is configured as a POKB pin (reflection of POK bit in STATS register) (Default) 1: The POKB/INTB pin is configured as an INTB pin (reflection of INT register)
FPWM	2	Forced-PWM Mode Control	0: Forced-PWM mode is disabled (Default) 1: Forced-PWM mode is enabled
SLEW_RATE	1:0	Internal Reference DVS Ramp Rate. See the Output Voltage Configuration section for equations to convert the V <sub>REF</sub> DVS ramp rate to the V <sub>OUT</sub> ramp rate.	00: 1.5mV/μs (FREQ = 00) 1mV/μs (FREQ = 01 or 10) 0.8mV/μs (FREQ = 11) (Default) 01: 0.5mV/μs 10: 0.25mV/μs 11: 0.125mV/μs

## REG\_CONT3 (0x15)

## Control Register 3

BIT	7	6	5	4	3	2	1	0
Field			RSVD[4:0]	DVS_STR	VS_STR VREF_U[1:0]			
Reset			0ь00000		0b0	0:	<b>K</b> 0	
Access Type			Write, Read		Write, Read	Write,	Read	

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7:3	Reserved	N/A

BITFIELD	BITS	DESCRIPTION	DECODE
DVS_STR	2	DVS Start	Initiates DVS to apply new VREF. This bit self-clears after DVS is done, or if there is no change to VREF[9:0].
VREF_U	1:0	Internal Reference Voltage Upper Bits	See VREF_L[7:0] for decode values

## REG\_CONT4 (0x16)

## Control Register 4

BIT	7	6	5	4	3	2	1	0			
Field		VREF_L[7:0]									
Reset		0xFA									
Access Type				Write,	Write, Read						

BITFIELD	BITS	DESCRIPTION	DECODE
VREF_L	7:0	Internal Reference Voltage Lower Bits	VREF[9:0] bitfield is a combination of VREF_U[1:0] and VREF_L[7:0], in which VREF_U[1:0] represents the upper 2 bits and VREF_L[7:0] represents the lower 8 bits. After updating VREF[9:0], write 0b1 to DVS_STR (or within the same I²C transaction writing VREF_U[1:0]) to apply the new value. The decode of VREF[9:0] bitfield is as follows:  0x000-0x09F: 0.19531V 0x0A0-0x320: 1.22mV/LSB in a linear transfer function between 0.19531V (0x0A0) to 0.97656V (0x320) 0x321-0x3FF: 0.97656V  Default: 0x0FA: 0.30518V

## REG\_CONT5 (0x17)

### Control Register 5

oonto region o									
BIT	7	6	6 5 4 3 2 1 0						
Field	RSVD		IOUTLIM[6:0]						
Reset	0b0				0x3B				
Access Type	Write, Read				Write, Read				

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7	Reserved	N/A
IOUTLIM	6:0	Output Current Limit Threshold (MAX77859A Only)	The following decode values are based on a 10mΩ sense resistance.  0x00–0x12: 1A  0x13–0x63: 50mA/LSB in a linear transfer function between 1A (0x13) to 5A (0x63)  0x64–0x7F: 5A  Default: 0x3B: 3A

## I<sup>2</sup>C CNFG (0x18)

## I<sup>2</sup>C Configuration Register

ВІТ	7	7 6 5 4 3 2 1							
Field	RSVD[6:0]								
Reset	0ь0000000							0b0	
Access Type				Write, Read				Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE		
RSVD	7:1	Reserved	N/A		
HS_EXT	0	I <sup>2</sup> C High-Speed Mode Extension Control	0: I <sup>2</sup> C high-speed mode extension is disabled (Default) 1: I <sup>2</sup> C high-speed mode extension is enabled		

## **Applications Information**

## **Considerations for Low Output Voltage**

The minimum on-time for the MAX77859 is 110ns (typical), which limits the input voltage range for low output voltage conditions. Use the equation below to calculate the maximum input voltage for a given minimum output voltage. With a bounded input voltage range, output voltages lower than 3V can be achieved. However, do not operate the device with output voltages below 2.5V.

$$V_{IN\_MAX} = V_{OUT} / (110ns \times f_{SW})$$

For example, with 2.5V output and 1.8MHz switching frequency, the maximum input voltage is 12.62V.

## **Considerations for Selecting Switching Frequency**

The MAX77859 supports four different switching frequencies to provide options avoiding specific EMI-sensitive frequency bands and improving EMI performance. In addition, switching frequency can also impact efficiency and output voltage ripple performance. In general, the lower switching frequency option yields slightly better efficiency in PWM mode, and the higher switching frequency option results in a slightly smaller output voltage ripple in PWM mode.

For applications utilizing 3.8A or lower I<sub>LIM</sub> settings, higher switching frequencies might not be suitable if the input voltage is much higher than the output voltage. Use the equation below to calculate the maximum allowable switching frequency in such an application.

$$f_{SW\ MAX} = V_{OUT} / (130ns \times V_{IN})$$

For example, with 5V output and 22V input, the calculated maximum switching frequency is 1.748MHz. Therefore, 1.8MHz and 2.1MHz settings are not suitable when utilizing 3.8A or lower I<sub>LIM</sub> settings.

### Software (I2C) Control

Control the IC using software commands sent over I2C serial interface.

Assert  $V_{IO}$  valid and connect SDA and SCL to a serial host to enable the serial bus and full software control of the IC. When using software, the serial host can accomplish the following:

- Access POK and individual fault status with POK[0], HARDSHORT[0], THS[0], and OCP[0] bitfields.
- Access individual fault interrupt with HARDSHORT I[0], THS I[0], and OCP I[0] bitfields.
- Configure individual fault interrupt mask with HARDSHORT M[0], THS M[0], and OCP M[0] bitfields.
- Configure POKB/INTB pin as a POK pin (POKB) or a fault interrupt pin (INTB) with POKBINTB[0] bitfield.
- Configure internal compensation option with COMP[2:0] bitfield.
- Configure switching frequency with FREQ[1:0] bitfield.
- Configure switching current limit threshold (I<sub>LIM</sub>) with ILIM[2:0] bitfield.
- Configuration regulation mode (SKIP, FPWM) with the FPWM[0] bitfield.
- Configure output voltage (V<sub>OUT</sub>) by setting internal reference voltage (V<sub>REF</sub>) with VREF\_U[1:0] and VREF\_L[7:0] bitfields
- Start V<sub>OUT</sub> DVS with DVS\_STR[0] bitfield.
- Configure V<sub>OUT</sub> DVS slew rate with SLEW\_RATE[1:0] bitfield.
- MAX77859A only: Configure output current limit threshold (I<sub>OUT LIM</sub>) with IOUTLIM[6:0] bitfield.

The configuration registers reset when  $V_{IO}$  becomes invalid, when IN falls below UVLO falling threshold ( $V_{UVLO\_F}$ ), or when EN is logic LOW. See <u>Detailed Description</u> – <u>I2C Serial Interface</u> and <u>Register Map</u> section for more information.

#### Non-I<sup>2</sup>C and Standalone Operation

The MAX77859 can operate without I<sup>2</sup>C software control. The switching current limit can be configured by a resistor (R<sub>SEL</sub>) connecting the SEL pin to AGND. The output voltage can be configured by external feedback resistors. See the <u>SEL Pin Configuration</u> section and <u>Output Voltage Configuration</u> section for more information. If the I<sup>2</sup>C serial interface is not in use, connect both SCL and SDA pins to V<sub>IO</sub> to avoid unwanted behavior. When the output current sense resistor is not in use, connect SRP and SRN pins together to avoid unwanted behavior.

Moreover, the MAX77859 is capable of standalone operation, in which the IC starts up whenever  $V_{IN}$  is valid, and it does not require a separate supply for the  $V_{IO}$  pin. This is useful for systems without a host controller, or MAX77859 is the only power supply in the system. To configure the MAX77859 for standalone operation, connect a 510k $\Omega$  from IN pin to the

EN pin. The IC clamps the voltage at the EN pin internally to ensure it does not exceed the absolute maximum rating. If the system does not have a separate supply to power  $V_{IO}$  pin, connect  $V_{IO}$  pin to  $V_{L}$  so  $V_{IO}$  can be supplied by the internal regulator. Connections for standalone operation are shown in *Figure 18*.




Figure 18. Connections for Standalone Operation

#### **Inductor Selection**

An inductor with a saturation current rating (I<sub>SAT</sub>) greater than or equal to the typical high-side switching current limit threshold (I<sub>LIM</sub>) setting is recommended. In general, inductors with lower saturation current and higher DCR ratings are physically small. Higher values of DCR reduce converter efficiency. Choose the RMS current rating (I<sub>RMS</sub>) of the inductor (the current at which the temperature rises appreciably) based on the expected load current.

The chosen inductor value should ensure that the peak-inductor ripple current ( $I_{PEAK}$ ) is below the  $I_{LIM}$  setting so that the converter can maintain regulation. A 1.5 $\mu$ H inductor is recommended throughout the operating range of the converter. *Table 7* lists recommended inductors.

**Table 7. Inductor Recommendations** 

VENDOR	PART NUMBER	NOMINAL INDUCTANCE (µH)	TYPICAL DCR (mΩ)	I <sub>SAT</sub> (A)	I <sub>RMS</sub> (A)	DIMENSIONS L x W x H (mm)	I <sub>LIM</sub> SETUP
Coilcraft	XGL5020-152MEC	1.5	11.4	8.9	12.8	5.48 x 5.28 x 2.1	ILIM[2:0] = 000 (7.80A)
Sumida	0518CDMCCDS-1R5MC	1.5	21	10.6	6.6	5.4 x 5.2 x 1.8	ILIM[2:0] = 000 (7.80A)
Bourns	SRN5020TA-1R5Y	1.5	25	4.5	3.5	5.0 x 5.0 x 2.0	ILIM[2:0] = 100 (3.80A)
Taiyo Yuden	MDMK4040T1R5MM	1.5	56	5.6	3.6	4.0 x 4.0 x 1.2	ILIM[2:0] = 100 (3.80A)

Samsung	CIGW252010GL1R5MNE	1.5	45	3.1	3.4	2.5 x 2.0 x 1.0	ILIM[2:0] = 110 (2.00A)
Murata	DFE201610E-1R5M=P2	1.5	91 (max)	2.9	2.1	2.0 x 1.6 x 1.0	ILIM[2:0] = 110 (2.00A)

#### **Input Capacitor Selection**

For most applications, bypass IN pin with two 35V 10 $\mu$ F nominal ceramic input capacitors ( $C_{IN}$ ) that maintain 1 $\mu$ F or higher effective capacitance at its working voltage. Effective  $C_{IN}$  is the actual capacitance value seen from the converter input during operation. Larger values improve decoupling for the converter but increase inrush current from voltage supply when connected.  $C_{IN}$  reduces the current peaks drawn from input power source and reduces switching noise in the system. The ESR/ESL of  $C_{IN}$  and its series PCB trace should be very low (i.e., < 15m $\Omega$  + < 2nH) for frequencies up to the converter's switching frequency.

Pay special attention to capacitor's voltage rating, initial tolerance, variation with temperature, and DC bias characteristic when selecting  $C_{IN}$ . Ceramic capacitors with X7R dielectrics are highly recommended due to their small size, low ESR, and small temperature coefficients. All ceramic capacitors derate with DC bias voltage (effective capacitance goes down as DC bias goes up). Generally, smaller case-size capacitors derate more heavily compared to larger case sizes (0603 case size performs better than 0402). Consider the effective capacitance value carefully by consulting the manufacturer's data sheet. Refer to *Tutorial* 5527 for more information.

### **Output Capacitor Selection**

Sufficient output capacitance ( $C_{OUT}$ ) is required for the stable operation of the converter. Choose effective  $C_{OUT}$  to be  $8.2\mu F$  minimum. Effective  $C_{OUT}$  is the actual capacitance value seen by the converter output during operation. Larger values (above the required effective minimum) improve load transient performance but increase input surge currents during soft-start and output voltage changes. The output filter capacitor must have low enough ESR for frequencies up to the converter's switching frequency to meet output ripple and load transient requirements. The output capacitance must be high enough to absorb the inductor energy while transitioning from full-load to no-load conditions. For most applications, two 25V  $22\mu F$  capacitors are recommended for  $C_{OUT}$ .

Pay special attention to the capacitor's voltage rating, initial tolerance, variation with temperature, and DC bias characteristic when selecting  $C_{OUT}$ . Ceramic capacitors with X7R dielectrics are highly recommended due to their small size, low ESR, and small temperature coefficients. All ceramic capacitors derate with DC bias voltage (effective capacitance goes down as DC bias goes up). Generally, smaller case-size capacitors derate more heavily compared to larger case sizes (0603 case size performs better than 0402). Consider the effective capacitance value carefully by consulting the manufacturer's datasheet. Refer to  $\underline{Tutorial\ 5527}$  for more information.

#### Other Required Component Selection

<u>Table 8</u> shows the requirements for other required components.

**Table 8. Other Component Selection Requirements** 

SYMBOL	COMPONENT DESCRIPTION	PARAMETER	MIN	TYP	MAX	UNITS
C <sub>BST</sub>	High-Side FET Driver Bootstrap Capacitor	Suggested Capacitance		0.22		μF
C <sub>VL</sub>	V <sub>I</sub> Regulator Bypass Capacitor	Effective Capacitance	0.5		3	μF
	V Negulator Bypass Capacitor	Equivalent Series Resistance (ESR)			100	mΩ
C <sub>VIO</sub>	V <sub>IO</sub> Regulator Bypass Capacitor	Effective Capacitance	0.3		1.5	μF
	VIO Regulator Bypass Capacitor	Equivalent Series Resistance (ESR)			100	mΩ
R <sub>SEL</sub>	SEL Pin Resistor	Acceptable Tolerance	-1		+1	%
R <sub>PU</sub>	POKB/INTB Pullup Resistor	Suggested Resistance		15		kΩ

### **PCB Layout Guidelines**

Careful circuit board layout is critical to achieve low switching power losses and clean, stable operation. For the WLP package, a high-density interconnect (HDI) PCB is required to route to the EN, FPWM, SEL, and SRP pins. <u>Figure 19</u> shows an example layout for the MAX77859 WLP package.

When designing the PCB, follow these guidelines:

- Place the input capacitors (C<sub>IN</sub>) and output capacitors (C<sub>OUT</sub>) immediately next to the IN pin and OUT pin of the IC, respectively. Since the IC operates at a high switching frequency, this placement is critical for minimizing parasitic inductance within the input and output current loops, which can cause high voltage spikes and can damage the internal switching MOSFETs.
- Place the inductor next to the LX bumps (as close as possible) and make the traces between the LX bumps and the
  inductor short and wide to minimize PCB trace impedance. Excessive PCB impedance reduces converter efficiency.
  When routing LX traces on a separate layer (as in the examples), make sure to include enough vias to minimize trace
  impedance. Routing LX traces on multiple layers is recommended to further reduce trace impedance. Furthermore,
  do not make LX traces take up an excessive amount of area. The voltage on this node switches very quickly, and
  additional area creates more radiated emissions.
- Route LX nodes to their corresponding bootstrap capacitor (C<sub>BST</sub>) as short as possible. Prioritize C<sub>BST</sub> placement to reduce trace length to the IC.
- Connect the inner PGND bumps to the low-impedance ground plane on the PCB with vias placed next to the bumps.
   Do not create PGND islands, as PGND islands risk interrupting the hot loops. Connect AGND and AGND island to the low-impedance ground plane on the PCB (the same net as PGND).
- Keep the power traces and load connections short and wide. This is essential for high converter efficiency.
- When utilizing the output current sense feature (MAX77859A only), route SRP and SRN to the sense resistor in parallel, and make sure the traces are as short as possible to limit the amount of noise couple in the signal.
- Do not neglect ceramic capacitor DC voltage derating. Choose capacitor values and case sizes carefully. See the
   Output Capacitor Selection section and refer to Tutorial 5527 for more information.





Figure 19. PCB Layout Recommendation for 42 WLP Package with 5.48mm x 5.28mm Inductor

## **Typical Application Circuits**



# **Ordering Information**

PART NUMBER	DEFAULT SWITHCING FREQUENCY	DEFAULT OUTPUT VOLTAGE	PPS (OUTPUT CURRENT LIMIT)	PIN-PACKAGE
MAX77859AEWO+T			Yes	42 WLP
MAX77859BEWO+T*	4.5841-	F) /	No	42 WLP
MAX77859AEFS+T*	1.5MHz	5V	Yes	19 FC2QFN
MAX77859BEFS+T*			No	19 FC2QFN

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

For other switching frequency options, please contact sales representatives for availability.

T = Tape and reel.

<sup>\*</sup>Future product—contact factory for availability.

## MAX77859

# 2.5V to 22V Input, 7.8A Switching Current High-Efficiency Buck-Boost Converter for USB-PD/PPS Applications

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	05/23	Release for Market Intro	_
1	05/23	Adding future product reference (*) to MAX77859BEWO+T in <i>Ordering Information</i> table.	57

