

Precision, 40 V, ± 70 nV/ $^{\circ}$ C, Low Input Bias Current, Low Offset Voltage, Low Noise, Rail-to-Rail Input/Output Operational Amplifier with Digitrim[™]

FEATURES

- ▶ Low offset voltage drift: ± 70 nV/ $^{\circ}$ C typical
- ▶ Low offset voltage: ± 5 μ V typical, ± 15 μ V maximum
- ▶ Low voltage noise: 1 μ V p-p from 0.1 Hz to 10 Hz typical
- ▶ Low voltage noise density: 5 nV/ $\sqrt{\text{Hz}}$ typical at $f = 1$ kHz
- ▶ High common-mode rejection: 144 dB typical
- ▶ Low input bias current: ± 15 pA maximum
- ▶ Wide gain bandwidth product: 10 MHz typical
- ▶ High slew rate: 20 V/ μ s typical
- ▶ Low THD: -134 dB at $f = 1$ kHz
- ▶ Low quiescent current: 1.5 mA per amplifier typical
- ▶ Wide supply voltage operation: 6 V to 40 V, ± 3 V to ± 20 V
- ▶ Integrated EMI filter
- ▶ MUX-Compatible
 - ▶ Rail-to-rail high impedance inputs:
 - Differential and Common-mode
 - ▶ Fast settling time
- ▶ Rail-to-rail output
- ▶ No phase reversal
- ▶ Heavy capacitive load drive capability: 1 nF
- ▶ Wide specified temperature range: -40°C to $+125^{\circ}\text{C}$

APPLICATIONS

- ▶ Electronic test and measurements
- ▶ Data acquisition systems
- ▶ Automated Test Equipment
- ▶ Medical Instruments
- ▶ Multiplexed input signal chains
- ▶ Precision current measurement
- ▶ Photodiode amplifiers

TYPICAL APPLICATION CIRCUIT




Figure 2. Multiplexed Data Acquisition Signal Chain




Figure 1. Ultra-Low Offset Voltage Drift for Precision Design

GENERAL DESCRIPTION

The ADA4510-2¹ is a dual, 40 V, high precision, rail-to-rail input/output operational amplifier that can be used at any point of the signal chain: sensing, conditioning, and output drive. Through the use of Analog Devices, Inc. proprietary Digitrim[™] technique, the ADA4510-2 achieves best-in-class low offset drift of ± 70 nV/ $^{\circ}$ C typical, ± 0.5 μ V/ $^{\circ}$ C maximum, and low offset voltage of ± 5 μ V typical, ± 15 μ V maximum, eliminating expensive temperature calibration costs for precision designs.

The ADA4510-2 delivers excellent DC precision and outstanding AC performance, making it a top choice for a wide variety of signal chain applications. By integrating a robust MUX-Compatible architecture, the ADA4510-2 effectively solves common system distortion and settling problems, and provides the superior accuracy required in multiplexed multi-channel precision signal chains. The ADA4510 generics are specified from -40°C to $+125^{\circ}\text{C}$.

Table 1. Device Family Information

Part Number	Package
ADA4510-1 ¹	SOT-23 (5), SOIC (8), MSOP (8)
ADA4510-2 ¹	SOIC_N (8), MSOP (8)
ADA4510-4 ¹	SOIC (14), TSSOP (14)

¹ Please reach out to ADA4510@analog.com for more information.

¹ Protected by U.S. patent number 11,329,612; other patents pending.

TABLE OF CONTENTS

Features.....	1	Thermal Resistance.....	5
Applications.....	1	Electrostatic Discharge (ESD) Ratings.....	5
General Description.....	1	ESD Caution.....	5
Typical Application Circuit.....	1	Pin Configuration and Function Descriptions.....	6
Specifications.....	3	Outline Dimensions.....	7
Absolute Maximum Ratings.....	5		

SPECIFICATIONS

Supply voltage (V_{SY}) = ± 3 V to ± 20 V, common-mode voltage (V_{CM}) = 0 V, load resistor (R_L) = 10 k Ω to mid-supply, T_A = 25°C, unless otherwise noted.

Table 2.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	$0^\circ\text{C} < T_A < +85^\circ\text{C}$		± 5	± 15	μV
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		± 7	± 35	μV
		$V_{CM} = (V+) - 1.5\text{ V}$		± 20	± 100	μV
		$0^\circ\text{C} < T_A < +85^\circ\text{C}$		TBD	TBD	μV
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			TBD	μV
					TBD	μV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$0^\circ\text{C} < T_A < +85^\circ\text{C}$		0.07	0.5	$\mu\text{V}/^\circ\text{C}$
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.1	0.7	$\mu\text{V}/^\circ\text{C}$
		$V_{CM} = (V+) - 1.5\text{ V}$				
		$0^\circ\text{C} < T_A < +85^\circ\text{C}$		TBD	TBD	$\mu\text{V}/^\circ\text{C}$
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		TBD	TBD	$\mu\text{V}/^\circ\text{C}$
Input Bias Current	I_B	$0^\circ\text{C} < T_A < +85^\circ\text{C}$		2.5	15	pA
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			25	nA
Input Offset Current	I_{OS}	$0^\circ\text{C} < T_A < +85^\circ\text{C}$		0.5	7	pA
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			TBD	
					1	nA
Input Voltage Range	IVR	Guaranteed by CMRR	V-		V+	V
Common-Mode Rejection Ratio	CMRR	$V- < V_{CM} < (V+) - 3\text{ V}$	TBD	144		dB
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	TBD			dB
		$V- < V_{CM} < V+$	TBD	TBD		dB
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	TBD			dB
Open-Loop Voltage Gain	A_{VOL}	$R_L = 10\text{ k}\Omega$, $(V-) + 0.3\text{ V} < V_{OUT} < (V+) - 0.3\text{ V}$	TBD	140		dB
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	TBD			dB
		$R_L = 2\text{ k}\Omega$, $(V-) + 0.9\text{ V} < V_{OUT} < (V+) - 0.9\text{ V}$	TBD	126		dB
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	TBD			dB
Input Capacitance	C_{INDM}	Differential mode		20		pF
	C_{INCM}	Common mode		2		pF
Input Resistance	R_{INDM}	Differential mode		1		T Ω
	R_{INCM}	Common mode		10		T Ω
NOISE PERFORMANCE						
Voltage Noise	e_N p-p	0.1 Hz to 10 Hz		1		$\mu\text{V p-p}$
		0.1 Hz to 10 Hz, $V_{CM} = (V+) - 1.5\text{ V}$		TBD		
Voltage Noise Density	e_N	$f = 100\text{ Hz}$		8.0		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 1\text{ kHz}$		5.0		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 100\text{ Hz}$, $V_{CM} = (V+) - 1.5\text{ V}$		TBD		
		$f = 1\text{ kHz}$, $V_{CM} = (V+) - 1.5\text{ V}$		TBD		
Current Noise Density	i_N	$f = 10\text{ Hz}$		4.0		$\text{fA}/\sqrt{\text{Hz}}$

SPECIFICATIONS

Table 2. (Continued)

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
OUTPUT CHARACTERISTICS						
Output Swing High ((V+) - V_{OUT})	V_{OH}	$R_L = 10\text{ k}\Omega$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	TBD	70		mV
		$R_L = 2\text{ k}\Omega$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	TBD	110		mV
Output Swing Low (V_{OUT} - (V-))	V_{OL}	$R_L = 10\text{ k}\Omega$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	TBD	500		mV
		$R_L = 2\text{ k}\Omega$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	TBD	800		mV
Output Current	I_{OUT}	$V_{DROPOUT} < \text{TBD V}$				mA
Short-Circuit Current	I_{SC}	Sourcing/sinking		55/70		mA
Closed-Loop Output Impedance	Z_{OUT}	$f = 1\text{ kHz}$ Gain = 1		19		$\text{m}\Omega$
		Gain = 10		190		$\text{m}\Omega$
		Gain = 100		1.9		Ω
Open-Loop Output Impedance	Z_O	$f = 1\text{ kHz to } 1\text{ MHz}$		190		Ω
POWER SUPPLY						
Supply Voltage ((V+) - (V-))	V_{SY}	Guaranteed by PSRR	6		40	
Power Supply Rejection Ratio	PSRR	$V_{SY} = \pm 3\text{ V to } \pm 20\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	TBD	140		dB
			TBD			dB
Supply Current per Amplifier	I_{SY}	$I_{OUT} = 0\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		1.5	TBD	mA
					TBD	mA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$V_{OUT} = \pm 5\text{ V}$, Gain = +1, 20% to 80%		20		V/ μs
Gain Bandwidth Product	GBP	$f = 100\text{ kHz}$		10		MHz
-3 dB Bandwidth	-3 dB	Gain = 1		13.5		MHz
Settling Time	t_s					
To 0.01%		Gain = -1, $V_{OUT} = 10\text{ V step}$		1.5		μs
		Gain = -1, $V_{OUT} = 5\text{ V step}$		TBD		
To 0.001%		Gain = -1, $V_{OUT} = 10\text{ V step}$		2.1		μs
		Gain = -1, $V_{OUT} = 5\text{ V step}$		TBD		
Total Harmonic Distortion	THD	$V_{OUT} = 10\text{ V p-p}$, Gain = 1 1 kHz		0.00002%		dB
				-134		dB
		50 kHz		0.00446%		dB
				-87		dB
EMI REJECTION RATIO						
EMI Rejection Ratio	EMIRR	$\text{EMIRR} = 20 \times \log_{10}(V_{IN}/\Delta V_{OS})$, $V_{IN} = 200\text{ mV p-p}$				
$f = 1000\text{ MHz}$				67		dB
$f = 2400\text{ MHz}$				80		dB
CROSSTALK						
Crosstalk	X_{TALK}	$V_{IN} = 4\text{ V p-p}$ DC		165		dB
		$f = 1\text{ kHz}$		164		dB
		$f = 100\text{ kHz}$		130		dB

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage (V+ to V-)	-0.3 V to +45 V
Input Common-mode Voltage (+IN A, -IN A, +IN B, -IN B) to V-	-0.3 V to +45 V
(+IN A, -IN A, +IN B, -IN B) to V+	+0.3 V to -45 V
Differential Input Voltage +IN A to -IN A, +IN B to -IN B	±45 V
Input Current	±10 mA
Output Short Circuit Duration ¹	Thermally Limited
Temperature Range	
Storage	-65°C to +150°C
Operating	-40°C to +125°C
Junction	150°C
Lead Temperature (Soldering, 10 sec)	300°C
Case Temperature	260°C

¹ A heat sink may be required to keep the junction temperature below the absolute maximum rating when the output is shorted indefinitely.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

θ_{JA} is the junction to ambient, thermal resistance.

θ_{JC} is the junction to case, thermal resistance.

Table 4. Thermal Resistance

Package Type	θ_{JA}	θ_{JC}	Unit
8-Lead SOIC	108.5	34.12	°C/W

ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001-2017.

Field induced charged device model (FICDM) per ANSI/ESDA/JEDEC JS-002-2018.

ESD Ratings for ADA4510-2

Table 5. ADA4510-2, 8-Lead SOIC_N

ESD Model	Withstand Threshold (V)	Class
HBM	TBD	1C
FICDM	TBD	TBD

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration, 8-Lead SOIC (R Suffix)





Figure 4. Pin Configuration, 8-Lead MSOP (RM Suffix)

Table 6. Pin Function Descriptions, 8-Lead SOIC and 8-Lead MSOP


Pin No.	Mnemonic	Description
1	OUT A	Output, Channel A.
2	-IN A	Inverting Input, Channel A.
3	+IN A	Noninverting Input, Channel A
4	V-	Negative Supply Voltage.
5	+IN B	Noninverting Input, Channel B.
6	-IN B	Inverting Input, Channel B.
7	OUT B	Output, Channel B.
8	V+	Positive Supply Voltage.

OUTLINE DIMENSIONS



**Figure 5. 8-Lead Mini Small Outline Package [MSOP]
(RM-8)**

Dimensions shown in millimeters



**Figure 6. 8-Lead Standard Small Outline Package [SOIC_N]
Narrow Body**

(R-8)

Dimensions show in millimeters and (inches)